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Internet of Things (IoT), which is one of the main talking points in the electronics industry
today, consists of a number of highly miniaturized sensors and actuators which sense the
physical environment around us and communicate that information to a central information
hub for further processing. This agglomeration of miniaturized sensors helps the system
to be deployed in previously impossible arenas such as healthcare (Body Area Networks -
BAN), industrial automation, real-time monitoring environmental parameters and so on;
thereby greatly improving the quality of life. Since the IoT devices are usually untethered,
their energy sources are limited (typically battery powered or energy scavenging) and hence
have to consume very low power. Today’s IoT systems employ radios that use communication
protocols like Bluetooth Smart; which means that they communicate at data rates of a few
hundred kb/s to a few Mb/s while consuming around a few mW power. Even though the power
dissipation of these radios have been decreasing steadily over the years, they seem to have
reached a lower limit in the recent times. Hence, there is a need to explore other avenues to
further reduce this dissipation so as to further improve the energy autonomy of the IoT node.
Duty cycling has emerged as a promising alternative in this sense since it involves radios
transmitting very short bursts of data at high rates and being asleep the rest of the time.
In addition, high data rates proffer the added advantage of reducing network congestion
which has become a major problem in IoT owing to the increase in the number of sensor
nodes as well as the volume of data they send. But, as the average power (energy) dissipated
decreases due to duty cycling, the energy overhead associated with the start-up phase of
the radio becomes comparable with the former. Therefore, in order to take full advantage of
duty cycling, the radio should be capable of being turned ON/OFF almost instantaneously.
Furthermore, the radio of the future should also be able to support easy frequency hopping to
improve the system efﬁciency from an interference point of view. In other words, in addition
to high data rate capability, the next generation radios must also be highly agile and have a low
energy overhead. All these factors viz. data rate, agility and overhead are mainly dependent on
the radio’s frequency synthesizer and therefore emphasis needs to be laid on developing new
synthesizer architectures which are also amenable to technology scaling. This thesis deals
with the evolution of such a frequency synthesizer; with each step dealing with one of the
aforementioned issues, the culmination of which is a Phase Domain Direct Digital Synthesizer.
The start-up overhead in a loop based synthesizer has two sources viz. start-up of the
crystal oscillator (XO) reference and the loop settling time. The latter depends on the band-
width of the loop which, ultimately is constrained by the Quantization Noise (QN) of the ΣΔ
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Modulator (SDM). This noise also leads to higher in-band PLL noise due to noise folding
within the loop bandwidth as a result of charge pump nonlinearities. Addressing this issue of
QN noise, a Phase Switching Divider (PSD) with a division ratio step of 0.2 is implemented in a
PLL prototype. This ﬁve-fold reduction in the division ratio step size (Multi-modulus dividers
usually have a step size of 1) leads to a reduction in the QN which is measured to be 14 dB.
While the SDM QN reduction improves the synthesizer settling, the large energy overhead
due to the XO wake up still persists. Therefore, there is a need to ﬁnd a high-Q alternative to the
XO with a much faster wake up. Film Bulk Acoustic Wave Resonators (FBAR), a class of high-Q
MEMS resonators, satisfy this criteria. Their intrinsic Q-factors range from 500-2000 and the
oscillators using them can wake up in a few μs. They are high frequency references (1 - 7 GHz)
and thus can be used to build loop-free frequency synthesizers. But due to the frequency
stability of the temperature compensated FBAR, wide frequency tuning of the synthesizer
is extremely difﬁcult. To circumvent the issue, the stable FBAR local oscillator (LO) signal is
divided using the aforementioned PSD (division ratio step of 0.2) to produce an Intermediate
Frequency (IF) signal. This IF signal is then upconverted to RF by the LO signal using a Gilbert
cell mixer. The use of the PSD makes the synthesizer capable of generating frequencies from
2.36 to 2.5 GHz. Integrated along with a linearized class-C PA in a Transmitter (TX), this
synthesizer supports FSK at data rates as high as 16 Mb/s as well as QPSK at 1.2 Mb/s. Thanks
to the near instantaneous start up of the synthesizer at 5 μs, the TX gains a 34 fold reduction in
the energy overhead as compared to a State-of-the-Art TX with a XO reference. Furthermore,
the frequency agility of the synthesizer permits channel switching within just 3 μs.
Even though the above synthesizer has very low overhead and can achieve high data rates,
the presence of an analog mixer makes it somewhat inimical to technology scaling. Scaling
friendly Direct Digital Synthesizers (DDS) have been demonstrated in the literature to be
extremely frequency agile, but at the cost of high power consumption. Yet, the principle of DDS
can be modiﬁed to use the information about the phase instead of the amplitude information
to build the desired RF signal. In combination with the fast start up of the FBAR, such a
synthesizer could potentially satisfy all the criteria needed to be used in next generation radios;
in terms of energy overhead, data rate, agility, scaling and power. The principle of the proposed
synthesizer involves generating various phases of an LO signal from an FBAR oscillator by
injection locking it to a ring oscillator and combining these phases based on the outputs
of a ΣΔModulator (SDM) to get the desired output frequency. Direct modulation can then
be performed on this synthesizer by varying the SDM input. A prototype of this synthesizer
has been integrated within a TX system which outputs up to 3 dBm power. Measurement
results show that the synthesizer has a rapid start up of about 1.5 μs (subsequently low energy
overhead) as expected thanks to the FBAR. The TX supports a peak data rate of 51.4 Mb/s
which is the highest reported for narrowband synthesizers, with a potential to increase as
high as 80 Mb/s. In addition, its frequency agility and fully digital nature makes it an ideal
candidate to be used in next generation radios for IoT applications.
Key words: ULP; IoT; WMNs; Duty cycling; Quantization Noise; MEMS; FBAR; fast start up;
frequency agility; Loop-free Synthesizers; Phase Domain DDS.
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Résumé
Aujourd’hui, l’internet des objets (IoT) constitue un tournant dans l’univers de l’industrie
électronique. Il se compose d’un réseau de nombreux capteurs et actionneurs miniatures
détectant les paramètres physiques de notre entourage et communiquant ces informations
à des centres d’informations pour des traitements intelligents. Cet ensemble de capteurs
miniatures a permis d’intégrer l’IoT dans des environnements où cela était jusqu’à présent
impossible, dans l’ultime but d’améliorer la qualité de vie, comme dans le domaine du réseau
personnel de la santé (BAN), l’automatisme industriel, contrôle en temps réel des paramètres
d’environnement, etc. Etant donné que les composants de l’IoT sont généralement des objets
connectés sans ﬁl, ils doivent répondre à des exigences strictes en termes de consommation
énergétique, à cause de leurs sources de puissance constituées principalement de piles ou de
systèmes de captage d’énergie. Les objets IoT utilisent aujourd’hui des systèmes radio fondés
sur des protocoles à faible consommation comme « Bluetooth Smart ». Cela signiﬁe qu’ils
communiquent à des débits de l’ordre de quelques centaines de kb/s à quelques Mb/s tout
en consommant quelques mW de puissance. La consommation des systèmes radio a remar-
quablement diminué ces dernières années. Toutefois cette diminution semble avoir ralenti
récemment. Il est donc nécessaire de réduire encore cette consommation aﬁn d’améliorer
l’autonomie énergétique des nœuds IoT.
L’introduction d’un rapport cyclique dans les radios apparaît comme une alternative pro-
metteuse. Cela implique la transmission de paquets (bursts) de données à haut débit sur des
laps de temps courts (mode actif) et le passage en veille le reste du temps. La congestion des
réseaux IoT est devenue aussi un problème majeur à cause de la multiplication des capteurs
augmentant signiﬁcativement le volume des données communiquées. Le haut débit dans
cette technique a aussi l’avantage de permettre une réduction de la congestion des réseaux
IoT. Malgré ces avantages, la technique du rapport cyclique peut devenir non pertinente dans
le cas d’un fonctionnement à très haut débit où l’énergie dissipée pour passer entre le mode
actif et le mode veille devient comparable à l’énergie nécessaire pour la transmission des
données. Il est alors nécessaire d’établir le passage entre les deux modes de façon instantanée
pour proﬁter de cette technique. En outre, les systèmes radio du futur doivent permettre des
sauts de fréquence instantanés pour une meilleure immunité contre les interférences. En
d’autres termes, les systèmes radio doivent être agiles lors des sauts de fréquence en dissipant
un minimum d’énergie lors du redémarrage tout en assurant des hauts débits. L’ensemble
de ces éléments, à savoir, le haut débit, l’agilité, et l’énergie dissipée lors des redémarrages,
dépend principalement du synthétiseur de fréquence de la radio. Par conséquent, les efforts
v
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doivent être concentrés sur le développement de nouvelles architectures pour les synthéti-
seurs, qui doivent, entre autres, être compatibles avec la miniaturisation technologique. Cette
thèse est consacrée à l’étude de synthétiseurs répondant aux critères précédemment cités
aﬁn d’aboutir à un synthétiseur numérique dans le domaine de phase (Phase Domain Direct
Digital Synthesizer).
L’énergie dissipée lors du démarrage de la boucle PLL a deux origines : la première est l’al-
lumage de l’oscillateur à cristal (XO) et la deuxième, la stabilisation de la boucle PLL. Cette
dernière dépend de la bande passante de la boucle contrainte par le bruit de quantiﬁcation du
modulateur ΣΔmodulateur (SDM). Ce bruit est par ailleurs replié sur la bande passante de la
PLL à cause de la non-linéarité de la pompe de charge. Aﬁn de traiter ce problème de bruit de
quantiﬁcation, un diviseur à commutation de phase (PSD) doté d’un pas de division de 0,2 est
implémenté dans un prototype de PLL. Cette diminution par 5 du pas du diviseur de la PLL
(par rapport au pas usuel de 1) conduit à la réduction du bruit de quantiﬁcation par 14 dB.
Alors que la réduction du bruit de quantiﬁcation améliore la stabilisation du synthétiseur,
l’énergie dissipée durant le démarrage de l’oscillateur à cristal demeure considérable. Il faut
donc trouver une alternative à haut facteur de qualité et à démarrage rapide pour remplacer
l’oscillateur à cristal. Les résonateurs à onde acoustique de volume (FBAR), connu pour leur
haut facteur de qualité, répondent à ce critère. Leur facteur de qualité varie entre 500 et
2000 et les oscillateurs disposés sur ces éléments peuvent s’allumer en moins d’une μs. Ces
oscillateurs constituent des références pour hautes fréquences (1-7 GHz) et peuvent donc être
utilisés pour concevoir des synthétiseurs sans boucle. Toutefois, ces oscillateurs montrent
une stabilité fréquentielle importante, après compensation thermique, rendant la variation de
fréquence très difﬁcile. Aﬁn de contourner ce problème, l’oscillateur local (LO) disposé sur le
FBAR stable est utilisé avec le PSD mentionné précédemment dont le pas de division est de 0,2,
pour générer la fréquence intermédiaire (IF). Ce signal est ensuite converti en RF par le biais
du LO. L’utilisation de la PSD permet au synthétiseur de générer des fréquences entre 2,36 et
2,5 GHz. Ce synthétiseur a été intégré, avec un ampliﬁcateur de puissance linéarisé de classe
C (PA), dans le transmetteur (TX). Ce synthétiseur supporte une modulation FSK jusqu’à un
débit de 16 Mo/s, et une modulation QPSK s’élevant à 1,2 Mo/s. Grâce au démarrage presque
instantané du synthétiseur autour de 5 μs, l’énergie dissipée lors de cette phase est réduite
d’un facteur 34, en comparaison avec l’état de l’art des TX avec une référence XO. En outre, la
souplesse fréquentielle de ce synthétiseur permet le changement de la chaîne fréquentielle en
moins de 3 μs.
Malgré le démarrage rapide de ce synthétiseur et le fait qu’il permette d’atteindre des hauts
débits, la présence du mixeur analogique présente un obstacle pour la miniaturisation tech-
nologique. Des synthétiseurs numériques (DDS), compatibles avec la miniaturisation techno-
logique, ont fait leurs preuves dans la littérature technique. Ils présentent une bonne agilité
fréquentielle, mais au prix d’une consommation énergétique importante. Toutefois, le prin-
cipe du DDS peut être modiﬁé en utilisant la phase au lieu de l’amplitude aﬁn de générer le
signal RF souhaité. En combinant ceci avec le démarrage rapide du FBAR, ce synthétiseur peut
potentiellement satisfaire à tous les critères des radios futures pour : l’énergie dissipée lors de
l’établissement, le débit, la souplesse fréquentielle, la miniaturisation et la consommation
vi
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de puissance. Le principe du synthétiseur proposé est fondé sur la génération de différentes
phases du signal LO généré par le FBAR en le verrouillant par injection dans un oscillateur
en anneau. Ensuite les phases sont combinées par l’intermédiaire d’un SDM pour obtenir la
fréquence désirée. La modulation peut alors être implémentée par la variation de l’entrée du
SDM. Un prototype de ce synthétiseur a été intégré dans un système TX émettant jusqu’à 3
dBm de puissance. Les mesures ont démontré la rapidité de son démarrage : moins de 1,5 μs
(par conséquent, moins d’énergie dissipée lors du démarrage) grâce au FBAR, comme prévu.
Le TX permet de monter jusqu’à 51,4 Mo/s de débit. Ce résultat devance tous les synthétiseurs
à bande étroite présentés jusqu’à présent, avec en plus un potentiel d’augmentation jusqu’à 80
Mo/s. En plus, sa souplesse fréquentielle et son intégration numérique font de lui un candidat
idéal pour les radios de génération future utilisées dans les applications IoT.
Mots clefs : ULP ; IoT ; WMNs ; Rapport cyclique ; Bruit de quantiﬁcation ; MEMS ; FBAR ;
Demarrage rapide ; Agilité de fréquence ; Synthétiseur sans boucle ; Synthétiseur numerique
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1.1 Motivation – Improving the energy autonomy of IoT nodes
There has been an explosion of connected devices in the past decade, with the number of these
devices even surpassing the human population. The growth rate of these devices is expected
to increase exponentially with about 50 billion devices expected to be deployed globally by the
year 2020 as shown in ﬁgure 1.1 [1]. Looking at the breakdown of these connected devices, it
can be seen from ﬁgure 1.2 [2] that indeed Internet of Things (IoT) is expected to be the major
contributor to the expected exponential rise in the number of devices. The IoT consists of a
number of miniature actuators and sensors that are capable of monitoring various aspects of
the physical environment around us such as humidity, temperature etc. The information about
these physical parameters are then communicated to a central information hub where further
processing takes place. Since these IoT nodes are typically untethered, energy autonomy is
one of the major requirements due to the energy sources being restricted to batteries or energy
scavenging. Indeed, the IoT as well as Wearables for Wireless Body Area Networks (WBAN) are
the major driving forces of the need for Ultra Low Power connected devices. Similar to IoTs, the
WBAN also consists of a number of small, intelligent devices attached on or implanted in the
body which are capable of establishing a wireless communication link. These devices provide
continuous health monitoring and real-time feedback to the user or medical personnel [3]
(Fig. 1.3 [4]). Like the IoT, there has been a rapid proliferation of the WBAN with almost 19
million of these units being sold worldwide in 2012. This ﬁgure is projected to go up further
(Figure 1.4 [5]) with the WBANs becoming more and more ubiquitous due to the fact that they
provide a low cost solution to continuous real time monitoring of the physiological parameters
of patients. In essence, WBANs serve to alleviate the pressure on the already under-staffed
healthcare systems [6] which are struggling to deal with an increase in the incidence of Non
communicable diseases (NCD) [7] and an ageing global population [8].
In addition to the aforementioned requirements of Ultra Low Power and a high degree of
miniaturization which are similar to IoT nodes, due to the implantable nature of devices, the












Figure 1.1 – Global Proliferation of Connected Devices
• They should have low output power to avoid any potential health concerns.
• The communication in some of these nodes which involve implantable devices occur
through the human body which is a lossy medium which should be taken into consider-
ation. Moreover, the fact that the human body may be in motion should also be taken
into account.
• Finally, strict security mechanisms are needed to ensure conﬁdentiality of the patient’s
data.
1.2 Reduction of energy dissipation - Duty cycling
Keeping in linewith the limited availability of energy sources, reducing the power consumption
of the nodes, be it IoT or WBAN, is paramount. In these systems, the main power sink is the
radio which is required to communicate with the data collection hub. Typically, these radios
use the traditional low power communication protocols like Bluetooth Smart wherein they
communicate at data rates of a few hundred kb/s to a few Mb/s. These protocols are ill suited
for duty cycled systems due to their long in-built latency and thus speciﬁc protocols such as
WiseMAC need to be used [9]. In addition, the radios using the traditional protocols consume
a few mW of power for operation. But even these power dissipation ﬁgures are very high for a
battery powered IoT node. To illustrate this point, let a hypothetical ultra low powered radio
that requires only 10 μW for nominal operation be utilized by the IoT node. If such a radio
uses a CR2032 button cell battery (20 mm diameter and 3.2 mm thickness which amounts to
around 1 cm3) providing 225 mAh as an energy source, the battery life time can be calculated
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Figure 1.2 – Breakdown of Connected devices - Data and Projection
Figure 1.3 – A typical WBAN system [4]
to be around 2.5 years. In case of further miniaturization of the battery, this lifetime will
decrease even further as in the case when a V335 battery providing 5 mAh is used for the same
radio. This battery is expected to last only 20 days with the radio consuming 10 μW of power.
On top of this, the power dissipation of the conventional radios used in the IoT nodes has
saturated over the recent years. This is illustrated in ﬁgure 1.5 which shows that the power
consumption ﬁgures of a the Bluetooth Smart radios published in the past few years in the











































Figure 1.4 – Projection of Global Health WBAN Shipments [5]
In search for methods to reduce the power / energy dissipation, duty cycling of the radio
has emerged as one of the most appealing alternatives in protocols like WiseMAC. Duty
cycling involves data transfer via radios capable of achieving high peak data rates so that
they communicate short bursts of data at this high rate and are asleep the rest of the time.
Any increase in the data rate capability of these radios serves to reduce the time for which





























Figure 1.5 – Evolution of power dissipation of Bluetooth Smart Radios over the recent years
4
1.2. Reduction of energy dissipation - Duty cycling
In addition to lowering the average power / energy dissipation, duty cycling also serves to
reduce network congestion in Wireless Mesh Networks (WMNs) that form the backbone of
IoTs. These networks usually employ access mechanisms like TDMA to enable interference
free communication [18]. As the number of nodes in the mesh increases the time-slot available
for each unique communication decreases. Coupled with each sensor node sending more
data, this leads to severe network congestion. An increase in the data rate of the radio would
lead to a reduction in the time slot required to communicate a given data packet and thereby
ease the load on the network.
But any such data rate increase poses many design challenges, especially in the frequency
synthesizer part due to the fact that the energy overhead becomes comparable to the energy
that is spent to communicate useful information. For instance, in the case of conventional
Phase Locked Loop (PLL) based synthesizers, the settling time is inversely proportional to the
loop bandwidth. This settling time, along with the constant energy overhead due to the long
wake up of the crystal oscillator (XO) reference negates any advantage gained by increasing the
radio data rate (increased rate of duty cycling) aimed at reducing the average energy dissipation
of the system. Therefore, in order to reduce the energy overhead, the PLL settling time as
well as the XO wake up time have to be reduced. To improve the PLL settling time, the loop
bandwidth can be increased. But this will lead to an increase in the Quantization Noise (QN)
due to the Sigma-Delta modulator (SDM) appearing at the PLL output [19]. Many techniques
have been suggested in the literature to reduce the impact of the SDM QN at the output of
the PLL [20], [21]. But all such techniques either increase circuit complexity or consume a
signiﬁcant amount of power. In addition, for PLLs employing single point modulation, the
data rate is also directly proportional to the loop bandwidth. In such cases, any increase in
data rate will therefore also require an increase of the loop bandwidth. To summarize, the
average energy dissipation of a duty cycled radio is linked mainly to its frequency synthesizer.
Moreover, the radios should be able to support multi-hop communication to achieve robust
performance against interferers. Therefore, frequency agility of the radio (also dependent
on the frequency synthesizer) also becomes important. In a nutshell, for enabling effective
duty-cycling of a futuristic radio that can be used in IoT nodes, it is imperative to evolve
synthesizer architectures that can address all the aforementioned constraints of data rate,
overhead and frequency agility.
But before going into the step by step evolution of such a synthesizer, it is necessary to deﬁne
a Figure-of-Merit (FoM) that accurately reﬂects the effect of the energy overhead on the
system energy autonomy. Indeed, the Energy per Bit FoM that has been traditionally used for
quantifying the energy efﬁciency of the radio fails to take into account the energy overhead
and is hence of little use in duty-cycled systems. Therefore, a new FoM has to be deﬁned to


































≈ 50 - 100 μW
PXO,st ≈ 0.5 mW
≈ 1 ms
PLL settling
20 - 50 μs
≈
Figure 1.6 – PLL-based Transmitter duty cycling showing the various sources of energy dis-
sipation in a duty cycled system - Multi-packet communication (top) and Single packet
communication with crystal oscillator startup overhead (bottom)
1.3 Metrics and Figures of merit for Duty-cycled ULP radios
The derivation of the energy metric in this paper follows the work of [22] by assuming an
ULP system which has to maintain a mean data rate of MDR(bps). Let the time taken for
this system to communicate K bits of data be Td (s) = K /MDR. If the system employs a
transmitter capable of a peak data rate of PDR(bps), then it can be duty cycled with a ratio
DC =MDR/PDR. The packet rate of the system is given by Rp (packet s/s)=MDR/L where
L is the length of each packet. The duration of each packet is then Dp (s)= L/PDR . If this radio
consumes a peak power ofPp (W ) while in operation, then the energy spent for communicating
K bits of data is given by Ec (J)= Td × Rp × Dp × Pp (communication energy). In addition,
the static energy overhead in the radio is denoted as Eoh(J). If the radio dissipates a power
of Pwu(W ) during wake-up, the overhead energy spent during each wake-up cycle will be
Eoh(J )= Pwu×Twu , where Twu(s) is thewake-up time of the radio (which is usually dominated
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by the frequency synthesizer wake up time). Subsequently, the energy wasted as overhead
during the transmission of K data bits is Eoh,tot (J)= Td ×Rp ×Eoh . Then, the overall energy
spent by the system for transmitting K bits of raw data is Ep,tot (J )= Ec +Eoh,tot , which is the
new FoM for duty cycled radios.
To illustrate the effectiveness of this Ep,tot FoM in reﬂecting the true energy dissipation in a
duty cycled systems, let a ULP radio communicating 10 kb/s on average be assumed. Now
let the radio used in the system utilize the State-Of-The-Art (SOTA) transmitters given by [12],
[11] which have a peak operational power dissipation (Pp ) of 5.4 mW and are capable of a
peak data rate (PDR) of 2 Mb/s. To achieve the MDR of 10 kb/s, the system can be duty cycled
with a ratio of DC = 0.5%. If the packet length is ﬁxed to be L=32 bytes, then the packet rate
is calculated as Rp=40 packets/s and the duration of each packet is Dp=125 μs. If the data
transmitted by the system is assumed to be K = 10 kb, then Td = 1 s and the mean energy
dissipated for communication is Ec=47 μJ. If such an BAN employs a PLL-based radio for its
radio, then the system will have a long wake up time owing to the XO (typically Tw=1 ms) and
a high start up power dissipation (Pst ) of around 1 mW which worsens the Ep,tot FoM. Coming
to the energy overhead, due to its long startup time, the XO is usually left permanently ON
during which time it consumes 50-100 μW of power. Therefore the energy overhead for the
transmission of 10 kb of data is Eoh,tot = 50-100 μJ which is higher than the energy spent to
communicate. Even if duty cycling of the XO along with the TX is pursued, based on the 1
ms startup time and 0.5 mW power, the energy overhead is 20 μJ (40 packets/s). In addition
to this, assuming a best case PLL settling time of around 20 μs, the energy overhead due
to the PLL will be around 4.3 μJ. This is shown in Figure 1.6 which graphically explains the
aforementioned energy dissipation calculations. Thus, the total energy dissipated in the best
case is then Ep,tot = 51.3 μJ. If the system uses a CR2032 button cell battery (225 mAh) as its
power source, this energy dissipation translates to a battery lifetime of 200 days or about 4.4
days when a V335 (5 mAh) battery is used. This very small lifetime deters the use of button
cell powered autonomous wearable/implantable nodes. An important conclusion that can be
drawn from the ﬁgures presented above is that the energy wasted as overhead during each
transmit cycle is almost equal to the communication energy. As the data rate of the transmitter
is increased further, the communication energy keeps decreasing and at a certain point, the
overhead takes over as the dominant energy sink of the system. This crossover point (called
Useful Energy Threshold orUET ) shown in Figure 1.7 represents an important point for duty
cycled applications. This is due to the fact that any data rate increase which brings Ec below
this UET has a limited impact on the system efﬁciency due to the larger energy overhead.
Therefore, in order to increase theUET , there is a need to reduce the energy overhead of the
system by means of reducing its start-up time.
1.4 Dissertation outline
Leading from the discussion of the previous sections, the solution to the conundrum of
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Figure 1.7 – Energy dissipation break-up of a 10 kbit/s ULP system using the TX in [12]
• Reducing the synthesizer energy overhead.
• Increasing the maximum data rate capability.
• Improving the frequency agility.
• Making the system digital to be conducive to technology scaling.
In the case of Fractional-N PLLs (loop based synthesizers in general) the maximum data
rate increase (in case of frequency modulation) can be addressed by adopting a multi-point
modulation scheme or increasing the loop bandwidth. But this increase in the bandwidth
will allow more Quantization Noise(QN) of ΣΔModulator (SDM) to appear at the output and
hence a data rate increase will mean reducing the QN. The loop bandwidth also determines
the loop settling time and subsequently the SDM QN also has an impact on the radio’s energy
overhead as mentioned previously. This dependency is explained in detail in the ﬁrst section
of Chapter 2. Thus the reduction of the SDM QN has a two fold impact in reducing the
synthesizer overhead as well as increasing the data rate. As Chapter 2 illustrates, one of the
ways to reduce the Quantization Noise (QN) is by the use of division ratio step size. A detailed
discussion on different circuit designs of a latch based low-power Phase Switching Divider
(PSD) for this purpose is given in that chapter followed by measurement results of a PLL with
this PSD. Finally, the chapter also includes a comparison of the proposed PSD with other
similar architectures from the literature.
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The next step in the evolution of the new frequency synthesizer is aimed at exploring ways of
dealing with the energy overhead due to the crystal oscillator frequency reference. Apart from
this overhead problem, the quartz crystal remains one of the bulkiest components (after the
battery) for applications requiring ultra miniaturized radio like cochlear implants. Therefore,
there is a need to ﬁnd an alternative to the crystal which not only can wake-up fast and support
high data rates, but also is small so that it can be used in miniaturized systems. Film Bulk
Acoustic Resonators (FBARs) are a class of MEMS resonators which ﬁt this criteria and Chapter
3 is dedicated to the design of frequency synthesizers based on FBARs. With the FBARs being
RF frequency references, they can be used to design loop-free frequency synthesizers. But the
price paid for these advantages is the necessity of an off-chip ﬁlter to remove all the spurious
components that lie outside the band of interest. This chapter starts off by introducing the
FBAR resonators a is ndfollowed by an outline of the synthesizer architecture. This is followed
by an overview of the State-of-the-Art (SOTA) in synthesizers using FBAR resonators. The
next step is the circuit design of the various building blocks of this synthesizer including the
DCO, mixer and adapting the PSD. The chapter also includes the details of the design of a
Transmitter (TX) including this synthesizer. The Power Ampliﬁer (PA) of this TX also includes
a linearization block which enables it to be used with standard protocols like IEEE 802.15.6.
Finally, the measurement results of this TX are presented along with a comparison with the
SOTA synthesizers.
Though the above mentioned frequency synthesizer satisﬁes the ﬁrst three requirements of
the future IoT radios, it has an analog mixer which is not conducive to technology scaling
from the point of view of area, mismatch etc. Direct Digital synthesizers (DDS) are a potential
solution to this scaling issue as they have high frequency agility. These synthesizers make
use of a look up table to map an input code to the stored amplitude value of the required
output signal. But the main drawback of such DDS is that their active power consumption is
very high and they are restricted in their output frequency range. Yet, the principle of DDS
can be modiﬁed to map the input code to the zero crossing times (instantaneous frequency
information) of the output signal to achieve the desired output frequency. In order to avoid
spurs and to have low close-in noise, this idea of using the zero crossings can be combined
with a ΣΔModulator which performs noise shaping. Based on this idea, the fourth chapter
of the thesis involves the design of a Phase Domain Direct Digital Synthesizer (PDDDS) that
is based on an FBAR frequency reference. This synthesizer satisﬁes all the IoT requirements
mentioned previously. Chapter 4 begins by explaining the architecture of this synthesizer
along with its principle of operation. This is succeeded by the design of the core circuit blocks
namely the retimer circuit (which is essential for proper operation), range extension circuit
and the ΣΔmodulator. The SDM section deals with the bus-splitting technique used for high
speed operation. Also given under the banner of the SDM is the design methodology of Hybrid
Requantizers (HRQ) which can reduce the level of the spurious components in the output
spectrum that arise from the non-linear nature of the frequency synthesizer. Finally, Chapter
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2 ΣΔ Quantization Noise reduction in
fractional-N PLLs
ΣΔmodulator (SDM) Quantization Noise (QN) is one of the main issues that prevents the
reduction in the energy dissipation of systems using fractional-N loop based synthesizers
like Phase Locked Loops (PLLs) and Delay Locked Loops (DLLs). Indeed, as mentioned in
the introduction, the QN is related to the bandwidth of the loop, which in turn affects the
loop settling time and in turn the energy overhead. In addition, the bandwidth of the system
also determines the maximum data rate in case of a single point modulation. This restriction
can be circumvented using two point modulation, but at the cost of high circuit complexity.
Therefore for the purpose of QN reduction, many circuit techniques have been proposed in
the literature such as using a Digital to Analog Converter (DAC) to convert the quantization
error into analog current and using it for cancellation at the output of the charge-pump [1].
While this technique is effective in cancelling the QN, it results in the doubling of the noise that
is folded down due to charge pump non-linearities [2]. Others have utilized Finite Impulse
Response (FIR) ﬁlters at the output of the SDM to custom-shape the QN spectrum [3]. But the
disadvantage of these techniques are increased circuit complexity and accuracy requirements.
By far, the simplest technique to reduce the QN that appears at the PLL output is to reduce
the division ratio step size of the Multi-Modulus Divider (MMD) that follows the SDM. For
this purpose, a low-power solution that manages to reduce the division ratio step by a factor
of 5 to 0.2 is proposed in this chapter, and thereby achieving a 14 dB reduction in QN. The
organization of this chapter is as follows: this chapter begins by listing the inter-dependence
of the various parameters of a fractional-N PLL. This gives way to the principle of the Phase
Switching Divider (PSD) to reduce the QN and the State of the Art in PSDs. Then comes the
design of the PSD with a division ratio step size of 0.2 with the measurement results and a
summary of the same bringing up the rear of the chapter.
2.1 An overview of fractional-N PLLs
Fractional-N Phase Locked Loops (PLLs) are ubiquitous in wireless radios mainly due to their
capability of achieving high frequency resolution unlike their integer-N counterparts, whose
resolution is dependent on the reference frequency, fre f . The delinking of the resolution and
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Figure 2.1 – Block Diagram of a PLL
fre f has a signiﬁcant impact on the synthesizer settling time and the noise performance of
the system. This can be explained by the following rationale: In an integer-N PLL, a ﬁner
resolution entails a lower reference frequency. Low reference frequency requires low loop
bandwidth to ensure the stability of the loop. But a low loop bandwidth leads to a large settling
time for the PLL and thereby increases the energy overhead of the system [4]. To explain
this concept further the transfer function of the PLL is derived using ﬁgure 2.1 (This block
diagram represents a fractional-N PLL. The integer-N PLL lacks the ΣΔmodulator and the
Multi-modulus divider is replaced by a simple integer divider). This closed loop transfer
function is given by
θ0
θR
= KVCOKphase (1+ sRC1)
s2N (C1+C2)(1+ sRCs)+KVCOKphase (1+ sRC1)
(2.1)
where KVCO and Kphase are the gains of the VCO and the PFD respectively, Cs represents the
series combination of C1 and C2. Ignoring the effect of C2 which is just a capacitor to suppress





where ωn is the natural frequency of the loop (it is a second order system), ζ is the damping
constant and ωre f is the reference frequency of the system. For the sake of completeness, the













which has been obtained by substituting for Kphase in equation 2.1 with I/2π (R+1/sC1)
representing the charge pump transfer function. The natural frequency of the loop is related












Substituting equation 2.5 in equation 2.2 yields the relation between the loop bandwidth and








Now, looking at the settling time of the PLL, it is noted that for an input frequency step the
evolution of the phase error with time is given by








e−ζωn t ζ> 1 (2.7a)
θe (t )= Δω
ωn









e−ζωn t ζ< 1 (2.7c)
Now if the reference frequency of the system is made smaller to enhance the frequency
resolution, then the natural frequency of the system and subsequently the loop bandwidth
becomes smaller and it means that the phase error takes longer to approach its ﬁnal value of
zero. This means the loop will take longer to settle during which time no communication is
possible.
The impact of the loop bandwidth on the phase noise of the system can also easily be derived
by ﬁnding the transfer function of the various noise sources given in ﬁgure 2.2. Out of these
different noise PSDs, the one of the VCO is of particular interest for this discussion. The VCO
phase noise has a -30 dBc/Hz per decade rolloff close to the carrier due to ﬂicker noise and
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Figure 2.2 – The various noise sources in a PLL [5]
from slightly higher offsets, the thermal noise takes over and hence it exhibits a -20 dBc/Hz










This has been calculated by replacing H( f ) with the impedance of the loop ﬁlter (R+1/sC1)
in ﬁgure 2.2. From equation 2.8, it can be ascertained that the transfer function is of high-pass
nature. Therefore, as the loop bandwidth is decreased to ensure stability, more and more of
the VCO noise is passed unﬁltered to the output, thereby degrading the noise performance of
the synthesizer.
A Fractional-N PLL overcomes the dependence of the synthesizer performance on the fre-
quency of the reference. The simplest fractional-N PLL can be built by using a look-up table
that toggles the division ratio of a multi-modulus divider so that the average frequency at the
output of the divider equals the reference frequency. The problem with this method is that
the division ratios are periodic (periodic dither) and hence will result in spurious tones at
low frequency offsets. The bandwidth of the PLL must be reduced to get rid of these tones,
which in effect nulliﬁes the fractional-N approach. A solution to this problem is to use a ΣΔ
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modulator (SDM) with randomized dithering. The ΣΔ converts the spurious tones in the
output spectrum into noise (called Quantization Noise) that is shaped so that most of its
energy lies at high frequency offsets from the carrier. By using a sufﬁciently high order for the
SDM, this technique eliminates most of the spurious tones. Further discussion on the SDM
Quantization Noise (QN) and its effect on the PLL performance is detailed in the following
section.
2.2 PLL QN vs data-rate tradeoff
Figure 2.3 – Simulated Phase noise of various PLL components
The randomization action of the SDM gives rise to phase noise whose value can be determined
by the following rationale [4]: Assuming that the output levels of the SDM are uniformly
distributed with a step size of Δ, the 1-bit quantization noise power is Δ2/12. This noise power
is spread over the sampling bandwidth which is equal to the frequency of the divider output.
Since in a PLL, the divider signal frequency is ideally equal to the reference frequency, the
sampling bandwidth can be approximated with fre f . For a SDM of order m, the noise transfer
function of the dither is (1− z−1)m . Therefore the frequency noise PSD (Sq f (z)) due to the




∣∣∣(1− z−1)m fre f ∣∣∣2 = Δ212
(
1− z−1)2m fre f . (2.9)
Now, to obtain the phase noise expression, the derivative of this noise should be calculated i.e.
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This equation can be simpliﬁed by observing that
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where fo f f represents the offset frequency at which the phase noise is measured. Therefore,
the phase noise is calculated as














This quantization noise while passing through the loop acquires a transfer function given by




This is a low pass transfer function. Therefore, the SDM QN only starts becoming important
when the loop bandwidth is increased to accommodate higher data rates. This is shown in the
phase noise spectrum (Figure 2.3) at the output of the PLL with a loop bandwidth of around
1.5 MHz. There are three distinct regions that can be observed from this ﬁgure viz. (1) at
low frequency offsets the noise of the system is dominated by the reference oscillator ﬂicker
noise (2) at the intermediate frequency offsets (in the vicinity of 10 kHz to 100 kHz) the charge
pump noise becomes the highest contributor and (3) at high frequency offsets (above 1 MHz)
the noise of the SDM is the dominant factor causing the PLL global phase noise to have a
bump instead of a smooth roll off. A higher order of SDM will entail low close-in noise but
will translate to higher out-of band noise. This is due to the fact that since the noise of the
random dither is constant, a lower close-in noise should be compensated by a higher noise
elsewhere. In addition to this, the non-linearities in the PLL such as charge pump current
mismatch (both static and dynamic) and the various delays in the dividers and the Phase
Frequency Detectors (PFD) cause the SDM QN to fold back within the bandwidth of the PLL,
thereby increasing the noise. But before going into the details of this non-linearity induced
noise folding, the connection between the PLL bandwidth and the data rate in the case of
single point modulation is shown in the next section which closely follows the work of [6] and
[5].
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Figure 2.4 – Data path for GFSK modulation
Two point modulation schemes for PLLs have been proposed in the literature with the aim
of circumventing the issue of loop bandwidth dependency of the data rate. In such schemes,
modulation data is applied both at the ΣΔ input (which has a low pass transfer function) as
well as the VCO node (high pass characteristic), thereby removing the dependency of the data
rate on the PLL bandwidth. But unfortunately, such schemes need precise gain matching at
these two nodes as well as phase matching, lest it will degrade the Error Vector Magnitude
(EVM) of the transmitted signal. To ensure such matching, calibration circuits have to be
designed which greatly increases circuit complexity. Therefore, extending the PLL bandwidth
still is important for high data rate capable PLLs. To study this interdependence, let a PLL with
a closed loop transfer function of G( f ) be assumed to support GFSK modulation. In this case,
the data passes through the discrete time Gaussian transmit ﬁlter followed by the PLL transfer
function in continuous time as shown in ﬁgure 2.4. The total transfer function that the data to
be communicated must go through is [6]
H( f )= 1
T
W ( f )G( f ). (2.15)
Here, the transmit ﬁlter has a bandwidth of fw , the PLL has a loop bandwidth ofω3dB/2π. Then,
the total transfer function H( f ) can be thought of representing one ﬁlter with a bandwidth
of B . An important parameter of the GFSK modulation is the product of the Gaussian ﬁlter
bandwidth times symbol time, Td (Data rate, DR = 1/Td ). This value determines the spectral
occupancy of the Gaussian ﬁlter. A small value of the fwTd product will lead to small spectral
occupancy and this means that the impulse response will spread over adjacent symbols
leading to increased Intersymbol Interference (ISI) [7]. On the other hand, a high value of the
fwTd product is spectrally inefﬁcient. Therefore, the established guideline for GFSK is to have
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the fwTd product to be 0.5. Ideally, the bandwidth of the PLL can be chosen to coincide with
that of the Gaussian ﬁlter. But the low pass ﬁlter established by the PLL is analog in nature and
the non-linearities in the loop may not allow ideal Gaussian shaping to be achieved. So by
setting fw to be less than ω3dB/2π, it is ensured that the modulation data is always shaped by
the discrete time Gaussian ﬁlter. To summarize, the lower bound on the PLL loop bandwidth
is set by the Gaussian ﬁlter and subsequently by the maximum data rate (since fw/DR = 0.5).
As with the Gaussian ﬁlter, as the loop bandwidth of the PLL approaches the value of fw ,
intersymbol interference will increase due to the PLL non-linearities. A typical rule of thumb
on the PLL bandwidth for GFSK modulation is given in [6] to be ω3dBTd = 2π ·0.7.
2.4 ΣΔNoise Folding due to PLL non-linearities
The noise at the output of a PLL due to aΣΔmodulator of order m is given in equation 2.13. But
this has been derived using a Linear Time Invariant (LTI) analysis. Thus, it fails to capture the
effect of the various PLL non-linearities like Charge Pump (CP) gain mismatch, charge pump
current slew, reset delay mismatch in the PFD, etc. All these non-linearities in effect increase
the noise ﬂoor of the PLL inside the loop bandwidth and hence it is difﬁcult to ﬁlter out. This
is explained in this section which presents a brief overview of these noise mechanisms [8].
Let a multi-modulus divider with a nominal division ratio of N be assumed. If the divider is
controlled by a SDM, then the instantaneous division ratio N [k] can be expressed as N +Γ[k],
where Γ[k] is the instantaneous deviation from the nominal division ratio. With α being the
fractional part of the SDM input, the reference frequency is expressed as
fre f =
fout
N +α . (2.16)
Now the Phase Frequency Detector (PFD) compares the reference clock edge with the output
of the divider and produces a pulse. The duration of the pulse can be expressed as
δk = tdi v [k]− tre f [k]
= tdi v [k−1]+N [k]− tre f [k−1]− (N +α)TVCO .
(2.17)
Due to its recursive nature, the above equation can be written as
δk = δk−1+ (Γ[k]−α)TVCO . (2.18)
Now, the average of Γ[k] can be expressed as the sum of α and the quantization error Eq
multiplied by the Noise Transfer Function (NTF ) of the SDM. In frequency domain, this can
be written as
Γ(z)= Eq ·NTF (z)+α. (2.19)
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Substituting this in equation 2.18 yields
δk (z)=
Eq ·NTF (z)
1− z−1 TVCO . (2.20)
The pulses of width δk produced by the PFD are converted into current pulses (up or down
depending on whether the divider output leads or lags the reference) by the Charge Pump. The
effect of the CP action is that there is a net charge delivered to the loop ﬁlter in each reference
clock cycle. The amount of charge delivered to the loop ﬁlter is ICPδk . Therefore, if the CP





In order to ensure that the CP currents have enough time to settle, i.e. to minimize the dead
zone in the PFD, both the UP and the DOWN currents are turned on together for a non-zero
amount of time. For example, when the reference signal leads the divider output signal, the
UP current is turned on with the reference edge, followed by the DOWN current at the divider
output edge. Then after a delay for a period called Td , both of the currents are turned off. This
procedure ensures that the charge pump currents have settled properly, thereby eliminating
one of the major sources of CP non-linearity [9].
Assuming a mismatch of 	, the CP currents can be written as
Iup = ICP (1+	/2) Idn = ICP (1−	/2). (2.22)
With this knowledge, the net charge dumped on the loop ﬁlter is determined by
Qk =
⎧⎨
⎩Iupδk +	ICPTd , if δk > 0,Idnδk +	ICPTd , if δk < 0. (2.23)
Substituting equation 2.22 in equation 2.23 yields
Qk = ICPδk +
	
2
ICP |δk |+	ICPTd . (2.24)
The third term in the above equation is a constant since Td and ICP are constant and this term
causes a static offset charge in the loop ﬁlter. The ﬁrst term represents the ideal CP behaviour.
The second mismatch term which is dependent on δk is responsible for the SDM noise folding
and results in the increase of the noise ﬂoor. Writing in terms of currents, we get






Chapter 2. ΣΔQuantization Noise reduction in fractional-N PLLs













1− z−1 ICP . (2.26)
Using equation 2.11 and equation 2.12 in conjunction with the above equation produces the
ideal CP current noise PSD as















Assuming that the CP error current noise is essentially white, the noise PSD due to the error
current can be expressed as







This PSD due to the CP gain mismatch error represents the noise that is folded back thus
increasing the noise ﬂoor of the system. Now if the assumption that δk is Gaussian in nature








Substituting equation 2.29 in equation 2.28 and equating this noise PSD with the ideal CP















This corner frequency represents the crossover point between the folded noise and the actual
ΣΔ noise. This is shown in ﬁgure 2.5. From equation 2.30, it can be ascertained that as the
magnitude of the current mismatch in the CP increases, the noise corner frequency also
increases. It also increases with the variance of the phase error. This means that higher order
SDMs, in spite of having lower close-in QN, cause more noise to fold back due to the CP
current mismatch, thereby negating the increase in the order. Finally, the noise PSD due to
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Figure 2.5 – CP current mismatch noise corner frequency [8]
the error current can be referred to the output of the PLL which is given by [2]














where A is the open loop transfer function of the PLL. The effect of the noise folding on the
output phase noise of the PLL can be seen clearly in the plot of ﬁgure 2.6, which depicts the
simulation of the noise contribution to the PLL output noise with a CP having a 10% mismatch
in its UP and DOWN currents. On the overall phase noise plot, the aforementioned noise
folding will show up at the intermediate frequency range (10 kHz to 500 kHz) where the CP
noise is dominant. From looking at equation 2.13, it can be noted that the QN is dependent
on the square of the division ratio step size. Therefore, a reduction in the step size by a factor
’k’ can bring about a lowering of the QN by 20*log(k). Furthermore, in the noise PSD of
equation 2.31, the SDM comes into the picture via σ2|δk | i.e. the variance of the timing error
between the divider and the reference signals. Here too, reducing the divider step size will
be great assistance, since the timing error δk is reduced as the PLL can more closely align its
divider output edge with the reference edge. This results in smaller charge pump pulses and
subsequently lower mismatch currents. Simply put, with a smaller division ratio step, the
SDM QN is reduced and subsequently there is less noise folding. Looking at this from another
point of view, the PFD/charge-pump needs to operate linearly over a smaller range, leading to
reduced noise folding.
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Figure 2.6 – Noise ﬂoor increase because of the Sigma Delta noise folding due to charge pump
mismatch
2.5 State of the Art
Phase Switching Dividers have been reported in the literature [10], [11], [12], [13], [14] to
reduce the division ratio step and subsequently the SDM QN and the CP noise folding. This
section gives a short overview of the circuit architectures employed in these dividers and their
drawbacks.
• One of the most widely cited PSDs found in the literature is [10]. Even though the PSD
in this paper was used to achieve integer division steps for high speed applications, the
principle can be extended to achieve sub-unity division step. This PSD divides the VCO
signal by 2 and produces 4 phases that are separated by 90◦. These phases are retimed
and fed to a multiplexer whose control signals choose the phase which needs to be
passed on to the output. The retiming circuit involves the resynchronization of both the
control signal and the phase using latches. Although this serves the purpose of achieving
glitch free operation, high speed phase retiming leads to a large power dissipation and
places a large strain on the layout to ensure equitable delays on the retimed phases.
• The PSD of [11] utilizes the four phases of the VCO signal divided by 2 and builds a
divide by 1/1.5 circuit. This is followed by a cascade of divide by 2/3 stages which gives
the desired division ratios with a step size of 0.5. The disadvantage of such a divider is
two-fold viz. 1) It suffers from potential race-conditions due to the fact that the input
signal is used to clock the D-ﬂip ﬂops (DFFs) as well as the multiplexers that follow
the DFF in the divide by 1/1.5 cell. 2) To build the ﬂip-ﬂops and other sequential logic,
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Current-mode Logic (CML) latches are used which results in a large power consumption.
• The PSD in [12] shifts the retiming problem to the analog domain. In this circuit,
the glitches are avoided by making sure the transitions of the control signals of the
multiplexer are gradual i.e. they have a large slew so that the phase of the net output
exhibits a smooth interpolation. The issue with this PSD is that it requires the presence
of a limiter at the output of the multiplexer to correct for amplitude reduction of 3 dB
that occurs due to the slewing property of the control signals. In addition, the divider is
susceptible to mismatches in the analog domain and thereby to unwanted spurs.
• [13] utilizes a divide by 4/4.5 cell which is built using both positive and negative edge
triggered ﬂip ﬂops. By appropriately choosing which of the ﬂip-ﬂops are on at a given
instant, the division ratio step size of 0.5 is achieved. The problem with this circuit is
that the complexity of the circuit exponentially increases if the division ratio step is
envisaged to be further lowered. In addition, the minimum division ratio is dictated by
the division ratio step (for eg. if such a circuit is designed for a division ratio step size of
0.25, the minimum division ratio will be 8).
• The circuit of [14] utilizes minimum reversed state transitions to avoid glitches and
builds a divide by 0.5/1/1.5/2 cell based on this principle. Essentially, this means that
the divide by 1.5 and 2 operations are performed by cascading three or four VCO cycles
with 0.5T (where T is the time period of one VCO cycle). From a system perspective,
this would restrict the minimum division ratio to 4. This minimum division ratio will
prevent higher reference frequencies in the system, thereby reducing the maximum
data rate that can be achieved.
In all of the above references, the division ratio step size is restricted to 0.5 due to the fact that
the multiple phases are derived by dividing the VCO signal by 2 to get quadrature phases and
building the dividers from these phases. This in turn provides a reduction in the division step
size by a factor of 2 (i.e. step size, Δ = 0.5) which in turn leads to a 6 dB noise reduction. With
this background, this chapter aims to improve upon these dividers and provide a generalized
concept of PSD design which can achieve very small fractional division ratio. As a proof of
concept, a fully CMOS logic PSD with a division ratio step size of 0.2 has been designed and
measurement results of the same show a 14 dB decrease of SDM QN [15] and a consequent
reduction in the SDM noise folding.
2.6 Architecture of an Injection Locked PSD
The principle of Injection Locking enables the designer to generate multiple phases of any
given signal without having to worry about additional phase noise. Contrary to PSDs employ-
ing frequency division by 2 (or any integer for that matter) that can only reduce the division
ratio step by 2 (i.e. division ratio step = 0.5 due to the fact that division operates only on the
two edges of the input clock), injection locking can be used to reduce the division ratio step
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Figure 2.7 – Operation of the divider - Example : Divide by 2.2
by any arbitrary factor (subject to circuit speed limitations). Using this principle of injection
locking, the proposed PSD ﬁrst produces k phases of the VCO signal. Then these phases are
added at opportune moments to achieve a signal which has time periods that are fractional
multiples of the VCO time period TVCO . This principle is explained by the ﬁgure 2.7, where
P1, P2, P3, P4, P5 represent the various phases of the VCO signal which are spaced 0.2TVCO
apart. Now if it is required to divide by N +0.2, then P1 is selected for ’N’ clock cycles after
which P3 is selected for ’N’ cycles, then P5 and so on after which the selected signals are added
together. This summed signal then consists of N −1 pulses of width TVCO and one pulse of
width 1.2TVCO . In other words, N cycles of this signal take (N +0.2)TVCO seconds to complete.
The summed signal is then fed to an integer divider set to divide by N and the output of the
divider is the input signal divided by N +0.2. The case shown in ﬁgure 2.7 is for a division
ratio of 2.2. In the case of division by N +0.4, the order to the phase selection goes as follows:
P1 → P5 → P4 → P3 → P2 → P1. Other cases like divide by N +0.6 and N +0.8 are similar. For
division by an integer N , the status quo is maintained and there is no change in the choice of
the phase that is selected.
The block diagram of the proposed PSD is shown in Figure 2.8. It consists of a phase generator
which is basically an injection locked ring oscillator (multi-phase injection locking is used
in this case) to generate the various phases of the VCO signal. At the same time, a Finite
State Machine (FSM) produces the different select signals (each select signal corresponds to a
phase) after which the select signals are multiplied with their corresponding phase and the
26
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resulting signals are summed in a Phase Combiner (PC). Before phase combining, the select
signals are resynchronized by the phases themselves to avoid glitches. This Phase-Combined
Signal (PCS) is then fed to a dynamic integer divider set to the nearest rounded integer value.
The output of this integer divider is the required output signal which is also fed back to the
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Figure 2.8 – Block diagram of the phase switching fractional-N divider
2.6.1 Phase generator
There are various ways to generate multiple phases of a given signal, of which injection locking
offers many advantages as discussed previously. But the problem with single phase injection
locking is that the node at which the locking signal is injected suffers from more capacitance
(due to the extra inverter load) and consequently all the phases are not symmetrical. This
asymmetry leads to spurs in the divider output spectrum. To circumvent this issue, multi-
phase injection locking (where the ﬁrst ring locked to the VCO uses all its phases to injection
lock a second ring oscillator) is employed herein [16]. This multi-phase locking also has an
advantage in that it increases the locking range and ensures that the lock is maintained in
spite of the PVT variations. Since multi-phase injection locking is a basic recurring theme in
this thesis, it is imperative to discuss the theory involved before progressing with the circuit
description. This is done in the next section with a focus on the lock range extension of the
multi-phase injection locking.
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Theory of multi-phase injection locking
Following the work of [17] and [18], let a ring oscillator with N stages be assumed (where N is
odd). In this case, to maintain the Barkhausen criteria of 2kπ (where k is even) phase shift
around the loop, each inverter contributes a phase shift of π and the load at the output node
of each inverter contributes a phase shift of π/N as shown in ﬁgure 2.9 which also depicts the
corresponding phasor diagram. Since the load consists of a parallel RC network, the phase
shift introduced by the load shown in ﬁgure 2.9 can be written as

















































Figure 2.9 – Free running N-stage ring oscillator
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Now, if an external signal is injected at one of the nodes producing a phase shift of φ at that
node, then the load associated with the rest of the nodes should contribute an additional







N +φ= 2kπ, (2.33)




In addition to causing an extra phase shift in the load, the injected signal also shifts the




+θ = tan−1(ωRLCL). (2.35)
Rearranging this equation and expanding the right hand side using Taylor series in the vicinity
of the natural oscillating frequency of the circuit ω0, the expression for θ can be deduced as












This phase shift can also be expressed in terms of the current phasors which are given in 2.10.
With Iin j being the injected current, Iosc being the current phasor representing the oscillator





Writing the expression for the resultant renders the above equation as follows:
sinφ=
∣∣Iin j ∣∣sinα√
I 2osc + I 2in j +2Iin j Iosccosα
. (2.39)
The maximum of this injected phase corresponds to the edge of the locking range. This can be
































































Figure 2.10 – N-stage ring oscillator with single-phase Injection Locking
From this, the inference can be made that at edge of the locking range, the phase difference
between the load phasor and the phasor of the injected current is 90◦. The phase shift of the
tank in the vicinity of the resonance at the edge of the locking range is tanφmax . Assuming







∣∣Iin j ∣∣2 (2.41)
Substituting equation 2.41 and equation 2.37 into equation 2.34 gives the expression of locking
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∣∣Iin j ∣∣2 (2.42)
This equation tells the reader that the locking range of the ring oscillator is heavily dependent
on the number of stages N and with higher number of stages, the locking range diminishes.
Intuitively it can be argued that the phase shift produced by the injected signal compensates
the phase shift of the load belonging to all the N stages so that the total phase shift around the
















































































Figure 2.11 – N-stage ring oscillator with multi-phase Injection Locking
Now for the same N stage ring oscillator, let M nodes be injectedwith currents with progressive
phases as shown in ﬁgure 2.11. Then, the phase shift contributed by the injected currents is
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Using the methodology previously followed, the locking range of the multi-phase injection















∣∣Iin j ∣∣2 . (2.44)
For the special case where M = N , i.e. when the number of locking phases is the same as
that of the number of stages of the ring oscillator, the dependency of the locking range on
the number of stages N is greatly reduced. With sufﬁciently large N , the maximum possible









∣∣Iin j ∣∣2 . (2.45)
In other words, the phase shift of each of the inverter load can more easily compensated by the
multiple phases so as to satisfy the Barkhausen criterion. In other words, the ring can tolerate a
larger phase shift and consequently a larger locking range. One thing to be noted in the above
discussion is that the order of the injected phases plays an important role in determining
the lock range of the circuit and hence sufﬁcient simulations need to be performed by the






















Figure 2.12 – Injection Locked Ring Oscillator
Coming to the PSD described herein, the VCO injection locks a 5 stage ring oscillator using
standard CMOS logic inverters to produce phases that are separated by 0.2/ fVCO . This is
followed by another 5 stage ring oscillator that is injection locked to the ﬁrst ring as shown
in 2.12, whereby any phase asymmetries are removed. In theory, the second ring oscillator
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could have any multiple of the number of stages in the ﬁrst ring. For instance, in this case,
the second ring can have 5,10,15 stages and so on. This modularity of multi-phase injection
locking to produce the phases makes this circuit quite attractive to further QN reduction
without having to worry about power hungry buffers after the VCO to ensure sufﬁcient signal
strength to maintain lock over PVT variations.
2.6.2 Finite State machine and phase combiner
The Finite State Machine (FSM) operates based on the state equations given in Figure 2.13.
A sample state transition graph is provided in ﬁgure 2.14. The inputs to the FSM are the
outputs of the SDM which sets the momentary division ratio and a clock which is obtained
from the output of the divider itself ( fout in Figure 2.8). The outputs of the SDM are divided
by 5 and the quotient (which is the integer part I of the division ratio) is fed to the dynamic
divider while the reminder (corresponding to the fractional part, F ) goes to the FSM. The
FSM outputs select signals each of which corresponds to selecting a particular phase from the
phase generator. This phase selection is performed by ANDing the select signals with their
respective phases and the resulting signals are ORed and this signal called Ssum is fed as an
input to the succeeding divider chain set to the desired integer. In the case of the division ratio
being just an integer, the fractional bits are set to ’0’ and the state machine retains its current
state, thereby implying there is no phase switching.
2.6.3 Dynamic Integer divider
The starting point of the design of the dynamic divider is the fact that a D-Flip ﬂop (DFF)
whose output is inverted and looped on itself serves as a frequency divider by 2. If the ﬂip-ﬂop
is constructed using True Single Phase Clocked (TSPC) latches, then with slight modiﬁcations
to the circuit, it could also be made to divide the frequency of the input signal by 3. Figure 2.15
shows the TSPC divider for divide by 2 operation along with the chronogram. The structure of
the circuit is slightly different as compared to a TSPC DFF by adding an extra PMOS M2 on
top of the second latch. By adding an NMOS M10 to the ﬁrst latch and a PMOS M3 to the third
latch transforms this circuit into a divide by 3 stage (2.16). In this conﬁguration, the internal
nodes a,b and c can never be logic ’0’ or logic ’1’ simultaneously. Therefore a divider that can
divide by 2 or 3 can be constructed from ﬁgure 2.16 by adding switches in parallel with M3 and
M10 respectively. By turning on these switches, the aforementioned transistors are effectively
shorted leading to a divide by 2 operation. The modiﬁed divide by 2/3 circuit is shown in ﬁgure
2.17. In this circuit the control signal divval allows the switching of the division ratios. The
circuit operation in its default case of divide by 3 is as follows: Let the initial state of node b be
’0’. Now when the input clock goes low, then node b will rise to ’1’ since both the PMOS M2 and
M5 are ON and their corresponding NMOS are OFF . Similarly, when the input clock goes high
next, node c will become ’0’ and the cycle continues. In the divide by 2 mode, the switches
Ms1 and Ms2 are turned on, which ensure that one clock cycle is swallowed (corresponding to
the shaded region in 2.16). Care should be taken that the divval signals do not change during
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N0 = C1 C2 F0' F1 F2 + C1' C2 F0 F1' F2' + C1 C2' F0' F1' F2 + C0 F0' F1' F2' + C0' C1' 
C2' F0' F1 F2' + C0 F0 F1 + C0 F0 F2
N1 = C1 C2 F1 F2' + C1' C2' F0 F1' F2' + C0 F0' F1 F2' + C1' C2 F0' F2 + C0' C1' F0' F1' 
F2 + C1 F0 F1 + C1 F0 F2 + C1 F0' F1' F2' + C1 C2' F1 F2
N2 = C1 C2 F1' F2' + C2 F0 F2 + C1' C2 F0' F1' + C0 F0' F1 F2' + C0 F0' F1' F2 + C1 C2' 
F0' F1 + C0' C1' C2' F0 F1' F2' + C0' C2' F0' F1 F2 + C2 F0 F1
Legend: C2 C1 C0   Three bit representation of current state
               N2 N1 N0   Three bit representation of next state
For any phase Pi, the binary representation of ‘i’ is coded by the state variable.
For e.g. Phase 1, P1   the state representation corresponding to selecting this 
phase is 001
              F2 F1 F0              Fractional part of the input division ratio
              F2 F1 F0 =  000   Fractional part = 0 i.e. integer division ratio
                                  001   Fractional part = 0.2 
                010   Fractional part = 0.4  
               011   Fractional part = 0.6  
               100   Fractional part = 0.8      
Figure 2.13 – State equations of the FSM
this cycle swallow phase lest glitches and instability in the divider will follow. By cascading a
number of these divide by 2/3 stages, a dynamic divider chain with arbitrary division ratio can
be built [19], [20].
At this point, it can be noted that this divider behaves as a ring oscillator that is injection
locked to the third harmonic of the output signal. Therefore, the circuit exhibits a frequency
locking range of the input signal whose upper limit is set by three times the self oscillation
frequency of the ring oscillator formed by the three inverters. The main advantage of this
circuit is that it is capable of high speed operation due to the dynamic TSPC latches which
form the basis of this divider. An important effect to note is the charge sharing from the output
nodes to the intermediate nodes. This is exacerbated in this case due to the dynamic nature of
the circuit as well as the high frequency of operation. For instance, charge sharing between
nodes p, q, r and s, t, u respectively in ﬁgure 2.17 causes the output node voltage to decay with
time. This is shown in ﬁgure 2.18 (adopted from [19])which depicts the case of the a dynamic
half latch with signiﬁcant parasitic at the intermediate node. For instance, when the input
clock is low and there is a low to high transition at the input of the inverter, ideally the output
signal Vout should remain unaffected. But due to the parasitic capacitance at the intermediate
node s, there is a charge sharing effect (since M7 is ON) and the Vout degrades and the voltage
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Figure 2.14 – State transition graph of the state machine
at s increases. If this parasitic capacitance is of the same order of magnitude as that of the
output node, then Vout degrades to half the supply voltage which may not be sufﬁcient to
drive the next stage. Therefore, care should be taken in sizing these transistors to minimize
this effect. Further, careful post layout simulations need to be performed to ensure that this
charge sharing effect is minimal for high speed clock inputs.
Constructing the dynamic divider chain
The programmable divider chain circuit is based on the recursion method introduced in [21]
and is shown in ﬁgure 2.20. The main advantage of this idea is that it prevents 2/3 division ratio
control signals from switching at inappropriate times as well as ensuring glitch free operation
when the division ratios are changed. Starting from the last stage, this divider chain generates
validation signals denoted by Mi (corresponding to the modin/ modout signals of each slice)
which control when the divider slice is to divide by 2 instead of dividing by 3. This is shown in
ﬁgure 2.19 which depicts the recursive validation signals for the maximum division ratio 15
that is possible for the divider chain of ﬁgure 2.20.
The circuit level implementation of this idea is shown in 2.21. At each dual modulus divider
slice, a modout signal is generated from the nodes a & c, a modin signal (which corresponds
to the modout signal from the succeeding slice) and the binary input bit of the division ratio,
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Figure 2.16 – Divide by 3 timing diagrams
p. This signal is resynchronized by the falling edge of the input clock by a simple dynamic
latch and fed to the previous stage. The resynchronization helps to reduce the accumulated
jitter along the chain so that when the modout signal of the ﬁrst stage is taken as the divided
output clock signal, it is free of jitter. The modin signal of each stage also controls whether the
dual modulus divider divides by 2 or 3. Furthermore, the signal at node a (which serves as the
input to the next stage) is clock gated and controlled by the signal ppp so that the succeeding
divider stages are enabled or disabled according to the division ratio. Signal pp also assists
in enabling / disabling the stages based on the division ratio. As shown in ﬁgure 2.23, the pp
signal of the last stage is the MSB of the division ratio. The ppp signal is set to ′0′ and so is the
modin for this last stage. The maximum division ratio possible with this divider is 2N+1−1
where N is the number of divider slices.
Themain issuewith this implementation of [19] is the duty cycle of the output clock is inversely
proportional to the division ratio. This can be clearly seen in ﬁgure 2.19, where the modout
signal of the ﬁrst stage, M0, which is the output clock of the system has a very low duty cycle.
In combination with the fractional nature of the divider output signal, this leads to large far
offset spurious spectral content. This is usually not a problem for the operation of PLLs per se,
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Figure 2.17 – Basic Dynamic divider slice
since the PFDs use only the rising (or falling) edge of the divider. But in reality, the spectral
content may couple through the supply and cause unwanted spurs. Therefore, it requires the
layout to be carefully planned to avoid such coupling. Furthermore, the lower the duty cycle,
the larger the buffer needed to achieve reliable drive strength for clocking the SDM and hence
leading to larger power dissipation. Therefore, to solve this problem, another signal which
has near 50% duty cycle can be recursively generated from the internal signals of the divider
as shown in ﬁgure 2.22. This is the mod_val id signal which is recursively modiﬁed by the
successive stages and resynchronized to the input clock of each stage. The mod_val id_out
signal of the ﬁrst stage after resynchronization by the input signal of the dynamic divider (this
signal is the output of the PC) gives the output clock as depicted in ﬁgure 2.23. The duty cycle





withL = f loor (log 2(K )) (2.47)
and K being the division ratio. The duty cycle thus obtained varies between 33% and 66% with
division by powers of 2 yielding 50% duty cycle. This formula is true only if the PSD is set to
divide by an integer. If the PSD divides by a fraction, then the duty cycle varies between 30%
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Figure 2.18 – Charge sharing in the dynamic latch due to parasitics
and 70%. The block diagram of the total divider chain is given in ﬁgure 2.23 for the reader’s
reference.
2.6.4 Resynchronization circuit
The select signals produced by the FSM must be resynchronized with respect to their cor-
responding phases so as to avoid glitches in the divider output. This is essential since the
select signals may experience relative difference in interconnect delays as well as mismatches
and PVT variations, all of which affect their transition times. This issue is dealt with by the
Resynchronization block which retimes the select signal with its phase and makes sure that
there are no dead times between the select signals (i.e. during the time when no select signal
is high). Ideally, the select signals corresponding to each phase must go low immediately
after the previous select signal becomes high to avoid glitches in the output and subsequently
wrong output frequency. But this usually is not the case since different interconnect parasitics
delay each select signal differently. To study the effects of these unequal delays, the division
ratios are grouped into two categories viz. a) F < 0.5 and b) F > 0.5 (F being the fractional
part of the desired division ratio). The case where F = 0 is trivial since it does not involve any
select signal transition. But, before going into the timing analysis, the terminology used for
studying the glitches needs to be explained:
• A phase signal is called a Current Phase (Pi ) when the select signal (SS) corresponding
to that phase undergoes a ’high’ to ’low’ transition in any particular observation interval
and that SS itself is called the Current Select Signal, SSi .
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Figure 2.20 – Dynamic divider chain - Basic block diagram
• A phase signal is called a Next Phase (Pi+1) only when its corresponding select signal
undergoes a ’low’ to ’high’ transition in the same observation interval and this SS is
denoted as the Next Select Signal, SSi+1.
• The cycle of the phases when the transitions happen is called the current cycle and the
cycle just before the transition is called the previous cycle.
Fig. 2.24 further shows these terminologies graphically. Now, within the current cycle, one can
identify four regions during which the select signal transitions from the state machine can
take place viz.
1. when both phases are high.
2. when the current phase (Pi ) is low and next phase (Pi+1) is high.
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Figure 2.22 – Duty cycle correction circuit for the dynamic divider slice
3. when both phases are low.
4. when Pi is high and Pi+1 is low.
This is shown in Fig. 2.25, for both cases i.e. F < 0.5 and F > 0.5.
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Figure 2.23 – Dynamic divider chain - synoptic view
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Figure 2.24 – Terminology used for select signals and phases
Now, to ensure a that glitch-free operation, the following conditions must be ensured:
Current select signal (SSi ) transition from high to low (SSi |high → low) should occur
(i) Case: when F < 0.5
1. when Pi is low in its current cycle, provided SSi+1|low → high occurs when Pi+1
= high / low in its current cycle or
2. when Pi is high in its current cycle, provided SSi+1|low → high occurs when
Pi+1 = low in its current cycle or
3. when Pi is high in its previous cycle, provided SSi+1|low → high occurs when
Pi+1 = low / high in its current cycle.
(ii) Case: when F > 0.5
1. when Pi = low / high in its current cycle, provided SSi+1|low → high occurs
when Pi+1 = high / low in its current cycle or Pi+1 = high in its previous cycle or
2. when Pi = high in its previous cycle, provided SSi+1|low → high occurs when
Pi+1 = low in its current cycle.
In reality, due to the difference in interconnect capacitances, these transitions arrive at in-
opportune or different times, the result of which are glitches in the PCS that propagate to
the divider chain, leading to an erroneous division ratio. To illustrate this, ﬁgure 2.26 shows
two different instances of SS transitions in the case when F = 0.4. Here, if the select signal
transition occurs in either region 2 or 4, any slight mismatch in the delay of the present and
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Figure 2.25 – Possible Time intervals (regions) for select signal transitions (a) F < 0.5 (b) F > 0.5
the next SS will result in glitches at the output, while the glitches are absent if the transitions
are in regions 1 and 3.
For F = 0.8 (F > 0.5 case), these transitions are shown in Figure 2.27. In this case, the select
signal transitions in regions 3 and 4 result in correct division ratio. But if the transitions occur
in regions 1 and 2, then the PCS will have more than the intended 0.8T in that cycle and less
than the intended 1.0T in the next cycle. Therefore, when passed through the divider chain,
this incorrect Ssum will lead to a temporarily incorrect division ratio, but on average a correct
division ratio will result, as seen in ﬁgure 2.27b. Here the output of the divider chain will have
successive time periods of 1.9T and 1.9T , leading to an elapsed time period of 3.8T which is
the same if the division ratio was 1.8 and 2.0 in the two cycles under observation.
The importance of proper layout cannot be stressed enough for avoiding glitches. Bad layout
may cause large delays between select signals, making it very difﬁcult to design the retiming
circuit. For instance, if the SSi |low → high transition is late by one time period of Pi , then the
resulting Ssum signal will skip one cycle of Pi , resulting in a wrong output frequency. Further,
the rise and fall times of these signals (which are dependent upon voltage and other ambient
conditions) can be expected to further degrade the accuracy of the output frequency and
hence they should also be taken into account when designing the retimer.
Coming to circuit design, among the previouslymentioned conditions for glitch-free operation,
the ﬁrst condition for both cases (F < 0.5 and F > 0.5) can be satisﬁed by using ﬂip-ﬂops which
are clocked by the corresponding phases themselves. In the case of F < 0.5 each of the
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(b) Transition in region 4 : Glitch and Incorrect division ratio
Figure 2.26 – Select Signal Transition diagrams for F = 0.4 case
incoming select signal from the state machine must pass through a positive edge triggered
ﬂip-ﬂop followed by a negative edge triggered ﬂip-ﬂop clocked by its own phase. The ﬂip-
ﬂop order is reversed in the case of F > 0.5. Thus this approach uses 4 ﬂip-ﬂops, two each
of which trigger on the opposite clock edge. These ﬂip-ﬂops could be combined into 2
double edge triggered ﬂip-ﬂops or using only 2 ﬂip-ﬂops and 6 AND gates and 3 OR gates, as
shown in ﬁgure 2.28. The problem of using ﬂip-ﬂops is that the setup time becomes a major
issue. Even though this can be solved by using low threshold transistors, the leakage and the
power consumption will go up in this case. Therefore, there is a need to ﬁnd a much easier
solution for resynchronization.
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(b) Transition in region 2 : Incorrect momentary division ratio
Figure 2.27 – Select Signal Transition diagrams for F = 0.8 case
To achieve low power resynchronization, a latch-based resynchronization block is imple-
mented for each select signal. In order to design such a circuit, it is observed from the
aforementioned conditions for glitch free output that there exists one common condition
pertaining to both F < 0.5 as well as F > 0.5. Therefore, a single resynchronization block would
sufﬁce to eliminate glitches. The condition for this can be summarized as: Both SSi and SSi+1
should transition when their respective phases Pi and Pi+1 are at logic low in the current cycle.
Moreover, the transition of SSi+1 can happen Pi+1 only after the transition in SSi has occurred.
This will ensure that there is no dead time between the select signals which may potentially
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Latch based circuit to 











Figure 2.29 – Latch based low power resynchronization circuit
cause cycle skipping and therefore erroneous division ratio. To begin with, the transitions in
both SSi and SSi+1 are aligned to the ’logic low’ period of their respective phases by using an
SR NOR latch followed by a dynamic synchronization latch to produce a signal RSi , as shown
in ﬁgure 2.29. But this alignment does not ensure that the transitions happen in the current
cycle of the respective phases i.e. cycles will not be skipped if SSi+1 is late or if the select signal
violates the setup time of the latch, as shown in the chronogram of ﬁgure 2.30. Hence, to solve
this, the signal RSi in combination with the RSi+1 signal corresponding to the next phase is
used to produce a signal SSz,i which satisﬁes the condition of glitch free switching. The signal
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Figure 2.30 – Intermediate signals of the resynchronization circuit
SSz,i is passed through a negative edge triggered ﬂip ﬂop to neutralize the delay accrued while
passing through the latches thereby producing the resynchronized signal GSi which is then
passed on to the Phase Combiner. Compared to the resynchronization circuit used in [10],
the employed circuit avoids any retiming of the phases themselves thus reducing the power
dissipation to a great extent.
At this moment, it is imperative to state an important fact about the ﬂip-ﬂop design which has
an impact on the phase combiner. As discussed previously, the division by a fraction greater
than 0.5 involves phase switching in a retrograde order. This results in a very short low / high
period of the pulse which may result in cycle skipping if the logic in the Phase Combiner is
not fast enough. For example, in the case of a division ratio of 2.6, two cycles of the Phase
Combined signal should have 1.0T each and the third cycle will have 0.6T . But 0.6T means
that the cycle will have 0.5T high period and just 0.1T low period. This low period amounts
to just 40 ps at 2.5 GHz, which is a very short time period for the phase combiner gates to
operate with. Therefore, this part of the cycle will be skipped, leading to erroneous division.
To solve this issue, the ﬂip-ﬂop has been modiﬁed to purposefully introduce a dead time of
1.0T between the select signals for F > 0.5 case, due to which if the PSD is set to divide by 2.6,
it would do so by 3.6 instead. The inputs to the PSD are adjusted to deal with this change and
thereby to get a correct division ratio.
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Figure 2.31 – Microphotograph of the chip showing the PSD and the PLL
2.7 Measurements
The proposed PSD along with a fractional-N PLL with an output frequency of 2.44 GHz have
been integrated in CMOS 65 nm technology (chip microphotograph shown in ﬁgure 2.31). The
PSD has a division ratio ranging from 4 to 31.8. In order to ensure that the amplitude of the
VCO signal is sufﬁcient to lock the ring oscillator of the phase generator at all PVT conditions,
a simple push-pull buffer has also been implemented as a fail-safe mechanism. The reference
frequency of the PLL was chosen to be 128 MHz which can be produced by either the third
overtone of a crystal oscillator or dividing down the output of an FBAR. Such a high reference
frequency was aimed towards high data rate applications for making the system attractive
for duty cycling. The locking range of the ring oscillator was measured to be 2.16 GHz (from
1.44 GHz to 3.6 GHz) thanks to multi-phase locking. This is illustrated in ﬁgure 2.32 which
shows the variation of the strength of the injected signal to lock the ring oscillator versus its
frequency. Since the ring was designed to operate at a frequency of 2.4 GHz, the further the
frequency of the locking signal is from this, the more the signal strength should be to establish
lock. Another issue that needs to be taken care of is the supply voltage sensitivity of the ring
oscillator. The ring oscillator in this design exhibited a sensitivity of 2.2 GHz/V as shown in
ﬁgure 2.33. This high supply sensitivity means that unwanted spurious signals may potentially
couple through the supply node and corrupt the output spectrum. Therefore, care should be
taken to avoid this by implementing a voltage regulator to improve the Power Supply Rejection
Ratio (PSRR) of the circuit.
Coming to the operation of the divider, ﬁgure 2.34 shows the divider output spectrum when
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2.7. Measurements
Injected Signal Frequency (GHz)




























Figure 2.32 – Variation of the amplitude of the injected signal with its frequency
Supply Voltage VDD (V)


































Figure 2.33 – Variation of the ring oscillator frequency with the supply voltage
the division ratio (DR) is varied from 24.6 - 25.6 for a 2.5 GHz input signal. As the division
ratio step size is 0.2, one would expect to see fractional spurs at multiples of 0.2 times the
output frequency, (k ∗0.2∗ fout where k = ±1, ±2,...) as shown in ﬁgure 2.35. But since these
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spurs are nearly 45 dB below the wanted signal, they are usually ﬁltered out by the PLL. In
addition to this, the averaging performed by the SDM randomizes these spurs so that they
are invisible in the divider output spectrum. For the division ratio 25, there are no spurs
observed in the output spectrum due to the absence of phase switching. The time domain
waveforms corresponding to the aforementioned division ratios are shown in ﬁgure 2.36.
These waveforms clearly show that the duty cycle of the divider output in these cases is around




























Figure 2.34 – PSD output - Division ratios 24.6 to 25.6 - close-in view
To evaluate the noise performance, this PLL was compared with a similar PLL (same architec-
ture and same technology node) which utilized a conventional Integer Multi-modulus Divider
(IMMD). Figure 2.37 shows the phase noise at the output of the divider in the case of both a
PLL with a IMMD and a PLL with a PSD. The noise at this divider node is identical to the noise
at the PLL output except that it is scaled down by a factor 20logN , N being the division ratio.
Referring to the phase noise plot, it can be observed that the phase noise follows the noise of
the reference in the low frequency range (<10 kHz) as expected. The slight difference in the
noise of the two PLLs in this region is due to the difference in the ﬂicker noise of the FBAR
oscillator architecture used as the reference. At high frequency offsets (>1 MHz), the SDM
QN becomes the dominant contributor to the PLL noise. In this region the measured noise
in the case of the PSD shows a close match with that of the theoretical prediction by gaining
14 dB over the IMMD PLL corresponding to a reduction in the division step by a factor 5. At
intermediate frequency offsets (10 kHz - 1 MHz) too, the PSD performs better by folding less
noise as compared to the IMMD case thanks to the SDM QN reduction as discussed previously.
The proposed divider consumes 850 μA at 1.1 V supply. The break-up of the consumption is
as follows:
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Figure 2.35 – Division ratios 24.6 to 25.6 showing spurs at multiples of 0.2 fout
• Phase generator→ 550 μA,
• Phase combiner and Dynamic Integer Divider → 220 μA,
• FSM→ 30 μA.
Thus, one can see that the phase generator is the major power drain in the circuit. This is
entirely expected since the high frequency phase generator outputs drive the combined load
of the resynchronization circuit and the phase combiner.
Table I gives a comparison of the performance of the presented PSD with that of other PSDs in
the literature. It can be established from the table that due to the fully CMOS nature of this
synthesizer, this PSD consumes far less power as compared to this counterparts while also
achieving a greater QN reduction. It should be noted at this stage that due to the digital nature
of this PSD, it is greatly amenable to technology scaling, thereby enabling to further reduce
the division ratio step (by increasing the number of stages in the ring oscillator of the phase
generator) and consequently a greater QN reduction.
2.8 Summary and Prospective work
This chapter dealt with reduction in the Quantization Noise of the ΣΔModulator in fractional-
N PLLs. Starting out by elaborating the effect of the SDM QN on the loop bandwidth and
subsequently the data rate (in the case of single point modulation), the discussion then
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Figure 2.36 – Divider output waveforms showing division ratios 24.6 to 25.6
Parameter [14] [13] This work
PLL Frequency range 0.8-3.8 GHz 0.97-1.96 GHz 2-2.6 GHz
Division ratio range 30.5-510.5 36-83.5 8-31.4
Division ratio step 0.5 0.5 0.2
QN reduction achieved 6 dB 6 dB 14 dB
Power dissipation 5 mA@1.8 V 14 mA@1.8 V 0.85 mA@1.1 V
Technology 180 nm 180 nm 65 nm
Table 2.1 – Performance comparison of the proposed PSD with prior literature
focussed on the phenomenon of noise folding due to charge pump mismatches that increases
the noise ﬂoor within the loop bandwidth. This was followed by the section on the design of a
Phase Switching Divider that has a division ratio step size of 0.2. The theory of multi-phase
injection locking to remove asymmetries in the ring oscillator output as well as improve the
locking range was also discussed. Following this, a low-power select signal resynchronization
circuit was explained, which helps to avoid glitches and subsequently erroneous division
ratios. The measurement results show that this divider is successful in reducing the QN by 14
dB as compared to a simple multi-modulus divider with a division ratio step of 1, as well as
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Figure 2.37 – Phase noise at the output of the divider
bringing about a signiﬁcant reduction in the noise ﬂoor increase due to QN folding.
The prospective work needs to be focussed on further reduction of the PSD division ratio step
size. It can be easily achieved by simply extending the number of stages of the second ring
oscillator in phase generator. This would also involve improving the resynchronization circuit
to further reduce the power consumption. Another area of focus that can be improved in the
PSD is to reduce the effect of the supply voltage noise on the phase generator circuit. Apart
from designing a Low Drop-out (LDO) regulator, current starved inverters can be used in the
ring oscillator for better supply noise immunity.
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3 FBAR based Transmitters: Reducing
the wake up energy overhead
A signiﬁcant energy overhead due to the long wake up of the frequency reference is the major
bottleneck in the use of conventional loop based synthesizers (like DPLLs [1] and MDLLs [2])
for duty-cycled ULP systems. Indeed, as discussed in the Introduction of this thesis, these
frequency references usually consist of a quartz crystal possessing a wake up time of 0.5
ms while consuming 1 mW of power. The crystal oscillator (XO) startup overhead therefore
reduces the impact of any increase in data rate for reducing power consumption by increasing
the rate of duty cycling in ULP systems. Therefore it is necessary to look for an architecture that
circumvents this energy overhead of the frequency synthesizer, thereby making a migration to
higher peak data rates more effective. An interesting option to do so would be to eliminate the
synthesizer loop itself, which in-turn eliminates the crystal based reference oscillator. Such
an architecture would also avoid the settling time latency of the PLL, thereby greatly aiding
the reduction of the energy overhead. Taking a closer look at the XO, it can be noticed that
apart from the wake up time, another important parameter is the Q of the crystal reference
which determines the phase noise performance of the synthesizer at low frequency offsets, i.e.
the higher the crystal Q, the lower its phase noise. Therefore, there is a need to ﬁnd a high-Q
alternative which can wake up much faster than a crystal. Bulk Acoustic Wave Resonators
(BAW) which are a class of high-Q MEMS resonators, satisfy this criteria. Their instrinsic-Q
factors range from 500-2000 and the oscillators using these resonators can wake up in a few
μs. They are high frequency references (1 - 7 GHz) and thus can be used to build loop-free
frequency synthesizers.
Using the BAW resonators, a transmitter that can wake up in 5 μs employing loop-free syn-
thesizers is proposed in this chapter. This transmitter possesses a very low energy overhead
thanks to the fast wake up of the BAW resonator. In addition, this synthesizer is capable of
supporting peak data rates of upto 16 Mb/s, thereby reducing the energy dissipated for com-
municating the actual data. The organization of this chapter is as follows: First a brief overview
of BAW resonators is presented followed by the State-of-the-Art in MEMS resonator based
synthesizers. This is followed by the architectural description of the MEMS based Transmitter
after which the circuit design of each TX block is described. The ﬁnal section consists of the
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measurement results and the summary of the chapter.
3.1 MEMS resonators - An alternative to bulky crystals
MEMS resonators are an attractive alternative to the bulky quartz crystals due to their ex-
tremely small size with about 100 times smaller form factor. Among these micromachined
resonators, a class of resonators called Bulk Acoustic Wave (BAW) resonators are of particular
interest at RF since they provide a stable frequency reference in the GHz range. Using such
resonators, the loop-based synthesizer (PLL) employing the crystal can be replaced by a loop-
free synthesizer which not only can startup in μs, but also avoid the latency due to the settling
of the PLL. In addition, the high Q of BAW resonators also makes them suitable for bandpass









Figure 3.1 – Cross section of BAW resonators: (a) FBAR, (b) SMR
Bulk Acoustic Wave (BAW) resonators have found widespread use in duplexers due to their
small size, high rejection and low insertion loss [3]. They consist of a piezoelectric material
(typically AlN) sandwiched between two electrodes as shown in ﬁgure 3.1. When an electric
ﬁeld is applied between these electrodes, it causesmechanical deformation of the piezoelectric
material. This results in an acoustic wave that travels in the direction of the thickness of the
piezoelectric ﬁlm for a particular orientation of electric ﬁeld. The acoustic wave is reﬂected
back at the ﬁlm interface with the acoustic insulation layer due to impedance mismatch.
When the thickness of the ﬁlm equals an integer multiple of half wavelength, a standing
wave is created by the forward travelling wave and the reﬂected wave. This acoustic wave in
turn modiﬁes the electric ﬁeld distribution inside the piezoelectric ﬁlm which changes the
electrical impedance of the device. Thus the electrical impedance of the resonator changes
with frequency [4]. Based on the nature of the acoustic insulator, BAW resonators are classiﬁed
into a) Thin-Film Bulk Acoustic Resonators (FBAR) and b) Solidly Mounted Resonators (SMR).
While in an FBAR, the air interface serves as the acoustic insulator, the SMR employs Bragg
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mirrors made up of alternating layers of high and low acoustic impedance. The acoustic
impedance layers must be designed with speciﬁed thickness such that there is a complete
reﬂection of the acoustic waves into the device. Even though either of FBAR or SMR can
be utilized in the design of the radio, the work presented in this chapter is based on FBAR
and both the terms FBAR and BAW resonator will be used interchangeably henceforth in
this chapter. The electrical equivalent of the BAW resonator is given by the Butterworth-Van
Dyke model (ﬁgure 3.2) and is similar to that of a quartz crystal [5]. It consists of a series RLC
network (called the motional branch) along with a parallel capacitance (called the parallel
branch). In addition there are parasitic resistances and inductances associated with the access
connections. The intrinsic resonator thus has two resonance frequencies, one corresponding
to the series RLC branch (series resonance) and the other corresponding to the total resonator









This is shown in ﬁgure 3.3 which depicts the real and imaginary part of the FBAR impedance
Figure 3.2 – Butterworh-Van Dyke equivalent circuit of the FBAR
near the resonance frequencies. As expected, the real part of the impedance at the resonance
frequency due to the series RLC network is zero (in the ideal case, but in the real case is
equal to the loss resistance) while the impedance at the antiresonance point is inﬁnity. The
imaginary part of the impedance on the other hand varies as follows : Betweendc and the series
resonance frequency, the FBAR behaves as a capacitor having negative imaginary impedance
reaching zero at the series resonance. Then, the impedance turns inductive and increases,
before falling and reaching zero at anti-resonance again following which the imaginary part of
the impedance is capacitive again.
Consequent of two resonances, the FBAR also possesses two quality factors relating to the
motional and the parallel branch. The motional Q-factor Qm ( which speciﬁes the energy
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loss in the resonator material) is of particular importance as a performance parameter of the






Figure 3.3 – Real and imaginary parts of the impedance of the FBAR showing resonance and
anti-resonanace
In addition, the effective electromechanical coupling coefﬁcient ke f f also is an important
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factor that needs to be considered for an FBAR. The coupling coefﬁcient determines the energy
conversion efﬁciency between acoustic and electrical energies or in other words is the ratio
of the current in the motional branch to the parallel branch. The higher this coupling factor,
the larger the tunability of a VCO or the bandwidth of a ﬁlter. The relationship between this
coupling coefﬁcient and the resonance frequencies is given by [4]








By substituting for Cm/Cp from equation 3.1b, the above equation can be reduced to








Since ω2p −ω2s ≈ 2ωp (ωp −ωs), this gives the coupling factor as








Thus, the coupling coefﬁcient determines the interval of the resonance frequencies and
therefore the tunability of the FBAR. Typical values of the coupling coefﬁcient for an FBAR is
about a few % and typical values of Q are in the range of 500-1000, as depicted in table 3.1.
Thus, the product M = K ·Qm (K is the ratio of the motional and the parallel capacitances
i.e. Cm/Cp ) is the Figure of Merit of an FBAR which needs to be maximized to improve its
performance.
Table 3.1 – Parameters of a typical FBAR
Parameter Unloaded resonator Loaded resonator
Coupling coefﬁcient K 5.04 % 5.13 %
Intrinsic series resonance fm 2552 MHz 2469 MHz
Parallel resonance fp 2605 MHz 2522 MHz
Series Q-factor Qm 487 332
Parallel Q-factor Qp 381 288
Figure of Merit M 24.5 17.03
Motional inductance Lm 104.62 nH 110.37 nH
Motional capacitance Cm 37.19 fF 37.66 fF
Motional resistance Rm 3.44Ω 5.16Ω
Parallel capacitance Cp 872.68 fF 867.46 fF
Parallel resistance Rp 1.06Ω 0.92Ω
Parasitic series resistance Rs 1.01Ω 1.05Ω
Parasitic series inductance Ls 0.46 nH 0.47 nH
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3.2 Reducing the synthesizer start-up energy overhead
3.2.1 FBAR based TX : State of the Art
In order to reduce the synthesizer start-up energy overhead Eoh , an alternative method of
frequency synthesis based on an FBAR was proposed in [6], [7], [8] and [9]. This idea takes
advantage of the fact that the FBAR based oscillators have a very small start-up time (a few
μs) and hence less energy is wasted during each wake-up sequence. This section summarizes
each of these architectures and along with their pros and cons.
• One of the earliest works of designing a radio based on an FBAR was done by Flatscher
et.al. for Tire Pressure Monitoring System (TPMS) [6]. The problem with this system was
that it was limited to address a single channel and was very limited in the data rate it
could achieve i.e. 50 kb/s owing to very small tuning range that was left for modulation
after compensating for the temperature dependent frequency drift.
• The radio of [7] uses three FBAR to address an increased number of channels as com-
pared to the previous design (3.4a). While this design is scalable and covers a larger
frequency range, it also means the addition of more off-chip components (namely the
FBARs). Even though the FBARs are not as bulky as the quartz crystals, packaging multi-
ple instances of them along with the integrated chip can be unattractive. Furthermore,
this solution also does not cover a wide frequency range and is limited to addressing a
few channels only.
• To circumvent the FBAR tuning issue, a solution was proposed in [8], [9]. This involves
generating an Intermediate Frequency (IF) by dividing down the FBAR DCO Local
Oscillator (LO) signal ( fLO) using an integer divider. The LO and the IF can then be
up-converted ( fRF = fLO + fIF ) to get the desired carrier frequency which is then power
ampliﬁed and transmitted (3.4b). Even this method of mixing does not enable this
architecture to cover all the frequencies in a band like the 2.4 GHz ISM.
3.2.2 FBAR based TX : Architecture
As mentioned in the previous subsection, the fast start up property of the FBAR is very at-
tractive for decreasing the energy overhead of the radio. In addition, the excellent frequency
stability of the FBAR lends itself to very low phase noise. The modulation in such a system
is performed by simply varying the FBAR Digitally Controlled Oscillator (DCO) frequency
(Frequency Shift Keying - FSK). The clock for the digital modulator can also be derived from
the FBAR by division. In order to improve upon the frequency tuning limitation which has
been the main drawback with the previous designs, this thesis proposes to reduce the division
ratio step size of the divider generating the IF. This in turn leads to a decreased tuning required
on the FBAR to cover all channels in the band of interest. This minimum tuning required on
the FBAR to enable all channel coverage within a given band be calculated as follows: Let a
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(b) Spur due to IF second harmonic out of band
Figure 3.4 – (a)Loop free TX architecture using 3 FBARs (b)1+1/N architecture
divider with a division ratio step size of Δ be assumed to generate the IF signal. Let a desired
frequency in the given band be addressed by generating an IF by dividing the LO signal with
a nominal division ratio of N . Then the frequency of this nominal RF signal output by this








The frequency of the RF signal can be adjusted slightly by tuning the FBAR keeping the division









where Δ ft is the tuning imposed on the FBAR. For a contiguous frequency coverage, this
minimum frequency that can be generated with the division ratio ﬁxed at N should be equal
to the nominal frequency that can be generated with the next division ratio which is N +Δ.
By substituting this condition, the tuning range required on the FBAR for covering all the
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Figure 3.5 – PLL-free up-conversion TX architecture
frequencies within a given band can be given by
Δ ft = Δ · fLO
N2L + (Δ+1)NL +Δ
(3.8)
where NL is the lowest division ratio required for IF generation (which corresponds to the
highest IF, provided low-side injection is used.
This FBAR tuning along with the Modulation Index (MI) required on the transmit side for
a successful demodulation by the receiver also sets the limit on the Maximum Achievable
Data Rate (MADR) of the system (irrespective of single or multi-channel addressing). If the
condition of all channel addressing is imposed on this, and if the maximum tuning range of the
FBAR is given as TR (in‰) and the tuning required to compensate for the Process and Voltage
variations is PV (in ‰) (	 1‰ [10]), the tuning remaining for modulation after accounting for
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Δ ft is
Δ fm = (TR−PV )∗ fLO −Δ ft . (3.9)
Then the MADR with All Channel coverage (MADR-ACC) is given by
M ADR− ACC = Δ fm
MI
(3.10)
Any attempt to achieve data rates above this limit will see that the communication is restricted































































(b) Spur due to IF second harmonic out of band
Figure 3.6 – Constraints on the choice of the LO frequency
65
Chapter 3. FBAR based Transmitters: Reducing the wake up energy overhead
Figure 3.5 shows the proposed PLL-free up-conversion transmitter architecture. It consists of
an FBAR DCO generating the LO signal, which is then divided by a Phase-Switching Divider
(PSD) to produce the desired IF signal i.e. fIF = fLO/N . The centre frequency of the FBAR is
chosen such that the spurs due to IF harmonics fall outside the band of interest while also
being able to address all the channels in the given band. For instance, with the band of interest
in this case being fRF = 2.36-2.5 GHz and the channel to be addressed is at 2.36 GHz, if fLO is
chosen to be greater than or equal to 2.22 GHz, the second harmonic IF spur will be located at
frequencies ≤ 2.5 GHz which is within the ISM band as shown in ﬁgure 3.6a. Therefore the
constraint on the LO is given by fLO < 2.21 GHz. The other extreme is having an LO frequency
far away from the wanted band. The drawback of this is as follows: greater the frequency
difference between the LO and the wanted band, the higher the frequency of the IF signal
will be. The IF is produced by the PSD which utilizes the IF itself as a clock (asynchronous
feedback) for its FSM. Therefore, a high IF would result in more power dissipation in the PSD.
Based on these constraints, a frequency of 2.2 GHz was chosen for the FBAR DCO as shown in
ﬁgure 3.6b. With the fLO being 2.2 GHz and with the given band of interest, the lowest division
ratio NL is 7.33 for addressing a channel at fRF=2.5 GHz ( fIF=300 MHz). If a divider with a step
size Δ= 1 is used, the tuning range required to address all the channels according to (equation
3.8) is Δ ft = 31.6 MHz or Δ ft/ fLO = 14.4‰. This is impossible to achieve for an FBAR thus
making this architecture unsuitable for multi-channel communication [6]. To circumvent this
problem, the PSD with Δ= 0.2 is used which decreases the tuning range needed to a more
relaxed value of Δ ft = 7 MHz or Δ ft/ fLO = 3.18‰, which is about the nominal value of the
tuning range of an FBAR.
The LO and the IF are then fed to a mixer which up-converts these signals ( fRF = fLO+ fIF ). The
mixer is followed by a single-ended class-C PA doing the ﬁnal ampliﬁcation. The PA supports
complex modulation which is accomplished by tuning the bias of the cascode transistor. The
cascode bias is set by a 4-bit digitized value of the AM input which controls a dynamic biasing
circuit. The dynamic biasing circuit aids in achieving a highly linear PA characteristic that
satisﬁes the IEEE 802.15.6 standard in terms of Adjacent Channel Power Ratio (ACPR). The
following subsections give a brief description of each of the building blocks of the transmitter.
3.2.3 FBAR DCO
As explained in the previous section, temperature compensated FBAR DCO is the starting
point of frequency synthesis. These DCOs achieve an excellent phase noise performance along
with low power consumption [11], which is the main reason for choosing them for this TX
architecture. Since the FBAR has two resonant frequencies, two possible differential oscillators
can be designed [4]. Amongst these two possibilities, the parallel resonance oscillator ﬁrst
proposed in [12] has better performance in terms of noise and power and hence it is chosen
in this case. As shown inf ﬁgure 3.7, it consists of a cross coupled pair (M1 and M2) that
provides negative conductance to compensate for the resonator losses. There are two feedback
transistors at the bottom (M3 and M4) which set the common-mode voltage. Since the FBAR
66
3.2. Reducing the synthesizer start-up energy overhead
is essentially an open circuit at DC, in order to avoid latching, a DC decoupling capacitor Cs is
present at the source of the common mode feedback transistors. The value ofCs is determined
by the onset of relaxation oscillation which occurs due to the energy transfer between this
capacitance and the parallel capacitance seen at the output nodes of the DCO (a combination
of the FBAR parallel capacitance and the output load capacitance). Therefore, the condition





















Figure 3.7 – NMOS cross-coupled FBAR oscillator
The series impedance of the FBAR, ignoring the contact resistance and the inductance, is
given by
Zm,FB AR =Rm + sLm + 1
Cm
. (3.12)
The parallel component of the resonator impedance is absorbed into the impedance of the
active part of the circuit and this impedance is given by
Zc = nGm +2sCs
s (−GmCs +nGmCl +2sCsCL)
. (3.13)
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The real and imaginary parts of the equation are then
ℜ (Zc )= −Gm
n2G2m +2ω2C2L
and (3.14a)
ℑ (Zc )= −1
ωCL
. (3.14b)
At the frequency of oscillation this real part of the impedance compensates for Rm , from which
the critical transconductance required for oscillation can be found to be
Gm,cr i t = 2ω2RmC2L . (3.15)
This is the minimum transconductance needed for sustaining oscillations. This equation
is derived based on the assumption that for low values of transconductance, the n2G2m in
equation 3.14a can be neglected. Looking at the analysis from another point of view, ﬁgure 3.8
which plots in frequency domain, the variation of the impedance locus with various values of
current. Ideally, the relation between the real and the imaginary parts of the circuit impedance
is bilinear which translates into a circular plot. The plot of the motional impedance of the
resonator is a straight line. The stable oscillation point is the intersection of this straight line
with the circle as shown in ﬁgure 3.8. As the current ﬂowing through the circuit is increased
(to increase the amplitude of the signal by decreasing the ON resistance of the top current
sources), the transconductance (Gm) of the cross coupled transistors increases and the n2G2m
term of equation 3.14a becomes non negligible and even starts dominating which leads to
the real impedance seen by the resonator becoming less negative. In addition, the output
conductance of the cross coupled pairs also contribute to the non-linearity, leading to the
loci of the resonator impedance and the circuit impedance no longer intersecting at very
high currents and hence oscillation is no longer possible. This is shown in ﬁgure 3.8 which
plots the real versus the imaginary part of the impedance seen by the resonator at increasing
values of bias current (corresponding to increasing non-linearity related losses). This can
also been seen in the ﬁgure 3.9 which shows the oscillator output amplitude with varying
current. Indeed, the output signal amplitude starts to rise gradually after the critical current
value growing till a point where the circuit becomes very non-linear (due to the transistors
spending more and more time in triode region) after which the output signal abruptly goes to
zero. Readers are requested to refer to [4] (pages 55-58) for further explanation regarding the
effects of the transistor nonlinearities on the impedance loci plots.
Coming to the phase noise of the circuit, the thermal noise component is given by
L (Δω)= 2kTω
2








where k is the Boltzmann’s constant, Vosc is the amplitude of the output signal, Δω is the
frequency offset at which the phase noise is measured, Gm is the transconductance of the
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Figure 3.8 – Impedance locus variation with bias current (increasing the bias current leads to
increasing losses and nonlinearity associated with the cross-coupled pair)
Figure 3.9 – Variation of output signal amplitude vs current
cross-coupled transistors, GL is the conductance representing the top biasing current sources
and γa1, γa2 are the noise excess factors of the cross-coupled pair and the bias transistors
respectively. It can be seen from this equation that the noise of the FBAR DCO is dependent
on the motional Q-factor of the resonator and the amplitude of the output signal. Indeed,
this is intuitive since the Q-factor denotes how effective the resonator can ﬁlter frequencies
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other than the resonance frequency. Further, the higher the output amplitude, the lower the
susceptibility of the output signal to the injection of noise.
In order to halve the power dissipation of the DCO and reduce the ﬂicker noise upconversion,
the DCO implemented in this work uses a complementary cross coupled structure as shown
in ﬁgure 3.11 [13]. The critical transconductance of this circuit is half as that given in equation
3.15. In order to avoid the latch-up of the circuit at start-up, the PMOS cross-coupled pair
should also be AC coupled at their sources. The biasing point of the PMOS cross-coupled pair
is set by an external voltage Vb . To control the amplitude of the circuit while also ensuring a
fast and reliable start up, an amplitude regulation loop (M5-M7) has been implemented. This
amplitude regulation loop is based on the concept of a Proportional-To-Absolute-Temperature
(PTAT) current reference [14]. The variation of the output signal amplitude with that of current











where, IB0(x) is the modiﬁed Bessel function of the zeroth order, x is the amplitude of the
output signal normalized to nUT i.e. x =Vout/(nUT ) and K is the ratio of sizes of transistors
in ﬁgure 3.11, K = (W /L)M7(W /L)M6 =
(W /L)M7
(W /L)M5
. The amplitude of the output signal can be varied by
changing the factor K or the resistance R.
If all the transistors M5, M6 and M7 are in weak inversion, the relation between the amplitude




xGm,cr i t ·nUT
)
. (3.18)
The intersection of the currents given by the equations 3.17 and 3.18 gives the operating point
of the oscillator as shown in ﬁgure 3.10.
Coarse tuning of the DCO is enabled by a bank of 31 pairs of depletion/inversion MOS capaci-
tors (CL). The coarse tuning is also accomplished by changing the division ratio of the PSD.

















The maximum of this frequency tuning is achieved when CL equals the parallel capacitance of










The DCO also has three other MOS capacitances driven by the output of a 7-bit 2nd−order
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ΔΣmodulator enabling ﬁne tuning (higher resolution). The DCO in the prototype has been
designed to achieve a tuning resolution of around 0.9 ppm.
Figure 3.10 – V-I characteristics of the amplitude regulator
3.2.4 Phase Switching Divider
The PSD implemented here is similar to the one described in detail in the previous chapter to
reduce the quantization noise at the output of a fractional-N PLL [17]. But the main difference
between the two cases is that the division ratio of the PSD is ﬁrmly ﬁxed in this case for a
particular channel unlike the case of a fractional-N PLL where the modulation is performed
by changing the division ratio. This leads to a simpliﬁcation of the resynchronization circuitry
where the latches L3 and L4 can be replaced by a single combinational logic gate. In addition,
since the range of IF that is needed is limited, the division ratio is bounded and hence the
integer divider can be simpliﬁed. For instance, the ﬁrst divider stage can omit the modout
circuit and the clock output of this stage need not be gated. All these small modiﬁcations help
to reduce the power consumption since some of this circuitry (like the latches) operate at the
LO frequency.
3.2.5 Mixer, Pre Power Ampliﬁer and Digital Baseband
The mixer which performs the IF up-conversion is implemented as a single-balanced Gilbert
cell with resonant load at 2.44 GHz as shown in ﬁgure 3.12. This is followed by a push-pull
preampliﬁer-buffer (PPA) which performs differential to single-ended conversion as shown in
ﬁgure 3.13. The input resonance tank of the PA is also included in this ﬁgure for the sake of
continuity. The integrated digital baseband contains a high data rate capable FSK modulator
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Figure 3.11 – Schematic of the FBAR DCO
with programmable pulse shape and modulation index, datarate selection, Manchester coding
along with a high speed SPI interface. The clock for this DBB is obtained by dividing the
FBAR output signal by 32. The input to the FSK modulator is the desired TX data pattern
that is programmable via an SPI interface and can be set to a random sequence for the
purpose of modulation analysis. The polar modulator necessary for IEEE 802.15.6 standard
is implemented on an FPGA which is also clocked by the 64 MHz signal. A sequence of
pseudo-random bits, generated by a linear feedback shift register (LFSR) are mapped onto
constellation points. A root raised cosine ﬁlter with an oversampling factor of 8 is used for
pulse shaping. A computationally efﬁcient CORDIC algorithm transforms the modulation
data in Cartesian to polar coordinates; thereafter the phase part is fed to the DCO tuning and
the amplitude part goes to the PA. Since the amplitude and the phase path experience different
delays (with the phase path lagging as compared to the amplitude path), a programmable
delay is added to the amplitude path to compensate for this.
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Figure 3.13 – RF frontend: Pre-Power Ampliﬁer
3.2.6 Class-C PA with dynamic biasing for amplitude modulation
The power ampliﬁer stage is implemented as a class-C circuit, with the RF signal from the PPA
being AC-coupled to the gate of the Common Source transistor (MPA1). The DC bias of this
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transistor is set via an inductor which helps to nullify the effect of any input capacitance by
creating a resonance at the frequency of interest. The cascode transistor (MPA2) is biased using
a dynamic biasing circuit (ﬁgure 3.14). High voltage swing at the output of the preampliﬁer
causes the transistor (MPA1) to behave like a switch effectively shorting the cascode transistor
MPA2 to ground when conducting. Setting the bias voltage of the cascode transistor therefore
determines the amplitude of the current pulse generated at the PA output. This bias voltage
can be varied according to a given digital pattern; whereby amplitude modulation can be
performed. Compared to supply voltage modulation techniques to perform AM which are
complex [18], acting upon the bias of the cascode requires little circuit overhead. In addition,
supply voltage modulation requires extensive care in terms of spurious injections via the

























































Figure 3.14 – Circuit implementation of the PA and the bias circuit
The dynamic biasing circuit in this case is essentially a Digital to Analog Converter (DAC)
which converts the digitized version of the Amplitude of the baseband signal into voltage
[19]. This voltage then modulates the envelope of the output RF signal. The most important
parameter of the DAC is the number of bits, which has a direct impact on the output spectrum.
Reducing the number of bits has the direct effect of increasing the Error Vector Magnitude
(EVM) of the output signal. This is seen from ﬁgure 3.15 which plots the variation of the EVM
with the number of bits controlling the dynamic biasing DAC. It can be observed that the EVM
is highly dependent on the number of DAC bits initially, but as soon reaches a ﬂoor where
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other non-linear effects in the circuit become the dominant sources of distortion. The EVM
ﬁgure ascribed by the IEEE 802.15.6 standard is pretty relaxed (17.2 % which can be satisﬁed
with even a single bit in the DAC). Therefore, the initial tendency is to choose the least number
of bits for performing the AM. But, in reality, the output spectrum is also dependent on the
number of bits in the DAC and hence it also should be made sure that the output satisﬁes the
spectral mask of the standard before settling upon the number of DAC bits.
Number of bits
















Figure 3.15 – Variation of the output RMS Error Vector Magnitude with number of DAC bits
Figure 3.16 shows the evolution of the output spectrum with the number of DAC bits. From
the ﬁgure it is clear that 2 DAC bits would be sufﬁcient for the output spectrum to satisfy the
mask. But in order to keep sufﬁcient margin to ensure that the spectrum does not violate the
mask under all conditions, a compromise is made to choose the number of DAC bits to be
4. The simulation shows that with 4 DAC bits, there is a 20 dB margin between the output
spectrum and the standard mask.
The sizing of the PA transistors should be made after careful consideration the of output power,
efﬁciency and distortion due to AM-AM and AM-PM conversions. First, the drain efﬁciency of






where PRF,out is the power in the fundamental of the RF output, PPPA and PPA denote the DC
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Frequency Offset [MHz]































Figure 3.16 – Variation of the output spectrum with number of DAC bits
power consumption in the Pre-Power Ampliﬁer and the PA respectively. Figure 3.17 shows
the variation of the efﬁciency with the bias voltage of the cascode for a given size of the MPA1
and MPA2 transistors. From the ﬁgure, it can be seen that the maximum efﬁciency occurs
when the bias voltage is equal to VDD , which would correspond to higher output power. For
an output power of around 0 dBm as required for our application, the simulated efﬁciency
for this PA topology is around 18 % as can be seen from ﬁgure 3.18. In order to calculate the
average efﬁciency, the Probability Density Function (PDF) of the possible values that the bias
voltage can take is calculated based on the prospective Amplitude Modulation data. Then the
area under the curve formed by plotting the PDF at different values of VG against the efﬁciency
of the PA at these VG points gives the average PA efﬁciency. In this thesis, the efﬁciency ﬁgures
mentioned are the drain efﬁciency unless speciﬁcally mentioned.
Another factor that inﬂuences the output spectrum is the output phase. For a large output
power or a signal with a large Peak to Average Power Ratio (PAPR), the output signal phase
varies a lot with the cascode bias. Therefore, there is a need to compensate for the phase
distortion. But, in the case of this design, since the target power is 0 dBm, the PAPR is small
and hence the phase distortion is negligible. This can be seen from the ﬁgure 3.19 which
shows that the phase is nearly constant over a range of bias voltages from 0.8 V to 1.2 V and
hence there is no need for phase compensation if the PA is operating in this region.
Coming to the design of the bias circuit, this circuit converts the input digital envelope signal
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Bias Voltage (V)

















Figure 3.17 – Variation of the output efﬁciency with cascode bias voltage
Output Power (dBm)


















Figure 3.18 – Output Power versus PA Efﬁciency
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Bias Voltage (V)



































Figure 3.19 – Output amplitude and phase characteristic of the PA with varying cascode bias
voltage
































Figure 3.20 – Output current and voltage waveforms with varying cascode bias voltage
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Input Code


























Figure 3.21 – Simulated non-linear behaviour of the PA with varying input code
into the bias voltage VG of the cascode transistor. The schematic of this circuit is presented in
3.14. As discussed previously, the DAC is chosen to have 4 bits as a tradeoff between circuit
complexity and linearity of the PA. The transistors MBx , MB2, ...,MB5 are current mirrors with
each successive transistor having twice the current capability of the previous. These transistors
are controlled by the switches b0,b1,b2,b3 which are turned ON according to the input binary
code which corresponds to the AM data. Therefore, the drain current I1 and consequently
gate voltage VG will be determined by the input codeword. The range of the bias voltage is
determined by the drain current I1 and the size of M1. When the bias voltage approaches
VDD , the current mirror saturates and there is no longer a linear relation between I1 and the
input code. So in order to preserve the linearity, the current mirror is adapted by introducing a
level shifter made up of transistors M3,M4&M5. Due to this modiﬁcation, the VDS of Mbias
will be less than VG by VGS3. This allows us to keep transistors MB2-MB5 in saturation across
the entire range of VG . It is imperative to mention here that, for this to work (Mbias to be in
saturation), M3 should be kept in weak inversion. The decoupling capacitor C1 causes the VG
to slew when the input code changes. Therefore, the transistors M4 and M3 must have enough
current sourcing and sinking capability to avoid slewing. Since the capacitor C1 is large so as
to keep VG steady, the current of M4 should also be large and hence will dominate the power
dissipation in the biasing circuit.
Now when the bottom transistor of the PA MPA1 is on, the cascode transistor and the biasing
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transistor Mbias form a current mirror and hence the output current ideally should have a
linear relation with the current I1. But as the biasing voltage increases, the output current
exhibits a non-linear behaviour, where the drain current stops being a square wave as the
amplitude of the drain voltage increases. This is due to the fact that the cascode transistor
enters the linear region and hence the gain of the transistor is less compared to when it is in
saturation. The non-linearity effect can be seen in the ﬁgures 3.20 and 3.21. The reason for
this non-linearity is twofold. First is the voltage drop at the output of the cascode transistor
which leads to a lower current. Second is the fact that the cascode transistor is minimum sized
and hence short channel effects profoundly affect the linearity of the device.





1−λ(VDD − IOUT Req)) , (3.22)
where λ is the channel length modulation parameter and REQ is an empirical parameter that
is used for curve ﬁtting and is related to the equivalent resistance seen from the drain of
the cascode transistor. Now, since Mbias is a signiﬁcantly longer device, the current of the
transistor is void of signiﬁcant short channel effects and can be given as
I1 = β1
2n
(VG −VT )2 . (3.23)
In addition to this, in order to compensate for the non-linearity between the currents IB and
I1, feedback was introduced by adding the transistor Mf b . The size ratio between Mf b and
Mbias is denoted by M and the ratio of the currents IB and I1 is given by N . With this, writing
the feedback equation gives
I1 = N
1−MN IB . (3.24)
Combining the equations 3.22, 3.23 and 3.24 gives
IOUT = β0
β1
(1+λVDD ) IBN 1
1−MN + β0β1 IBλNREQ
. (3.25)
The last fractional term on the right hand side can be made equal to 1 by setting the feedback
factor M suitably which results in the output current being linearly dependent on the reference
current, IB . This is given as
IOUT = β0
β1
(1+λVDD ) IBN . (3.26)
Compared to digital predistortion, this approach used is less complex and can be easily




















































Figure 3.23 – Variation of structurally compensated FBAR DCO frequency vs. temperature
The TX was implemented in a 65 nm CMOS technology and the chip microphotograph is
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given in 3.22. The FBAR used in this TX had an anti-resonance at 2.2 GHz. To compensate
the frequency variation with temperature, the resonator is structurally compensated for
frequency drift. The thermal compensation is achieved at the device level by balancing the
negative Thermal Coefﬁcient of Stiffness (TCE) of the thin ﬁlms used in the resonator like
AlN , Si and electrodes with negative TCEs with SiO2 which has a positive TCE). Further
details about the SiO2 compensation of the FBAR and its packaging can be found in [20]. After
this compensation, the frequency sensitivity of the FBAR was measured to be -6.5 ppm/◦C
or 814 ppm over the temperature range -40 to 85◦C as shown in ﬁgure 3.23 which depicts
the frequency variation of the FBAR DCO at maximum, nominal and minimum tuning. In
order to further improve the frequency stability, a 3-points calibration scheme was employed
[21]. This scheme employs curve ﬁtting to estimate the polynomial relation between the
frequency and the tuning word at 7 different temperature values (ﬁgure 3.24). Then the inverse
of the polynomials are calculated; and from this the tripartite relation between frequency,
tuning word and the frequency is found. Based on this relation, a certain amount of tuning is
applied at each of the 7 temperature values which effecively nulls the frequency dependence
on temperature at 3 of the 7 temperatures values between -40 to 85◦C. This also makes sure
that the frequency deviation with temperature is conﬁned within certain bound over the entire
range. As a result of this open-loop calibration scheme, the temperature dependent frequency
drift was measured to be ± 20 ppm in this case as shown in ﬁgure 3.25. Compared with a loop
based implementation of the temperature compensation, this 3-point open-loop scheme is
very simple to implement and can be readily synthesized into hardware using RTL.

























































Figure 3.25 – Measured FBAR DCO frequency stability vs. temperature
The maximum tuning of the FBAR DCO was measured to be 4.9 ‰. Out of this available
tuning, approximately 1‰ is spent to adjust for FBAR PV variations as well as temperature
compensation [10]. Then, to cover all the frequencies in the given band, the tuning required
was calculated previously to be Δ ft/ fLO = 3.18 ‰ which leaves 0.72 ‰ for performing fre-
quency modulation (FSK). From equation 3.10 this translates to MADR-ACC of 3 Mbit/s at a
MI of 0.5 in the range of 2.36-2.5 GHz. But if the focus is only on the 2.4-2.48 GHz ISM band,
then the FBAR frequency fLO frequency can be chosen to be 2.3 GHz so that the spur due to
the IF 2nd harmonic is outside the band. In this case the tuning range required for addressing
reduces to 0.99 ‰ leaving 2.9 ‰ for modulation. This translates into an MADR-CC of 12 Mb/s.
Now, if the user wishes to address only particular channels with the same modulation index,
then the data rate can be even higher. For this, the digital baseband of the implemented TX
supports data rate up to 16 Mbit/s (4 FSK with 8 MS/s) with a modulation index of 0.5 and the
eye diagrams corresponding to the different data rates are given in ﬁgure 3.27, which show
a trend of decreasing modulation accuracy with increasing data rates. Therefore, while the
theoretical maximum of the data rate that this synthesizer can achieve is set by the switching
speed of the DCO varactors, the practical upper limit is set by the modulation index and the
tuning available for modulation. Finally, the phase noise of the DCO shown in ﬁgure 3.26 gives
the value of -128 dBc/Hz at a frequency offset of 100 kHz and a ﬂicker to thermal noise corner
frequency of 5 kHz. It is to be noted here that the FBAR DCO was designed such that it can
oscillate irrespective of the quality factor of the FBAR and as such was not optimized in terms
of ﬂicker noise. Moreover, since the output RF signal of the synthesizer is formed by mixing
the LO signal with a divided version of itself, the phase noise of the RF signal is the same as
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that of the LO (since the noise of a divided signal is less than the noise of the original signal by



































Figure 3.26 – Measured Phase noise of the FBAR DCO showing the ﬂicker and the thermal
noise regions
The output power of the transmitter is 0 dBm. The close in spectrum of the TX output is
shown in ﬁgure 3.28. It shows both FSK as well as GFSK modulation at 1 Mbps data rate and
a modulation index of 0.5. Even though the TX was designed for a custom communication
protocol, it also satisﬁes the requirements of Bluetooth Smart (formerly Bluetooth Low Energy)
protocol as shown in the ﬁgure. A wideband view of the TX output spectrum spread over 800
MHz is depicted in ﬁgure 3.29. This shows the spurious emissions of the transmitter. The
spurs mainly occur due to four mechanisms. First is due to the fractional division step of the
PSD (=0.2) which causes spurs at multiples of 0.2∗ fIF offset from the carrier. These spurs are
at least 47 dB below the carrier. The second spur mechanism is due to clock feedthrough. The
source of this is the digital baseband clock which is derived from the FBAR itself after division
by 32. These spurs located at multiples of fLO/32 offset and have a strength of -70 dBc. The
third spur mechanism is due to the LO feedthrough through the mixer and the ﬁnal one is
the second harmonic of the IF. While both these spurs are signiﬁcant in strength at about -29
dBc, they are far away from the frequency band of interest. Thus, to avoid any potential issues
regarding the spurious emission violating FCC/ETSI regulations, a simple bandpass ﬁlter can
be inserted at the output of the PA.
In order to view the frequency agility of the transmitter and subsequently the frequency
synthesizer, the current proﬁle of the TX is viewed as the TX starts communicating. This is
shown in ﬁgure 3.30 where the bottom plot shows the current consumption of the TX and the
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Figure 3.27 – Eye diagrams for GFSK at various data rates viz. (a) 1 Mbit/s (b) 2 Mbit/s (c) 8
























Figure 3.28 – Close-in spectrum showing free carrier, FSK and GFSK
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Figure 3.29 – Wide-band spectrum showing the spurious characteristics
top plot shows the variation of frequency with time. This test is performed with a 1 Mbit/s
FSK with a modulation index of 0.5. From the current proﬁle, it can be observed that the TX
start-up can be decomposed into two distinct regions. Initially, the FBAR DCO starts-up in
2 μs followed by the Power-Ampliﬁer which takes 2 μs. The digital modulator requires 3 μs
to start-up and is turned on at the same time as the PA. Therefore, the total start up phase
of the TX takes only 5 μs after which the sample data pattern “0110 1010” can be seen on
the frequency vs. time plot. This a factor 200 improvement compared with around 1 ms
that is required for a PLL based TX (XO start up and loop settling phase); the result of which
is a massive reduction in the energy overhead as explained in the subsequent discussions
in this section. Ideally, all the three, viz. the FBAR DCO, the PA and the modulator can be
started at the same time using dedicated hardware to further reduce the wake up time of the
TX. The turn off of the TX occurs in 3 μs while channel switching also can be performed in
just 3 μs. This frequency agility is one of the main advantages of this TX since it allows us to
perform frequency hopping to any channel within the band in a span of 3 μs, while still being
a narrow-band system.
The TX consumes 8.7 mA from a 1.2 V supply with the power breakdown shown in ﬁgure
3.31. The power consumption during the 5 μs startup phase takes the following trajectory:
Initially, the FBAR DCO current starts increasing and shoots past the critical current before the
amplitude regulation loop takes over and the current comes down and stabilizes to a value of
1.8 mA. For the purpose of evaluation of the energy spent, the average current consumption



























































Figure 3.30 – Frequency agility of the TX showing FSKdata (top) andTX current proﬁle (bottom)
showing the start-up / channel switching times
the PA startup during the next 3 μs till the peak current is reached. To ﬁnd an approximation
for the startup energy overhead, the area under the current proﬁle (ﬁgure 3.30) for this initial 5
μs is calculated and multiplied with the supply voltage to give the energy dissipation as Eoh
= 18 nJ . At this juncture, it is imperative to note that this synthesizer does not suffer from
the settling time that plagues the PLL-based synthesizer. Now, if this TX is implemented in
a 10 kbit/s WBAN system described in the Introduction chapter with a packet length of 32
bytes needing to transmit 10 kb of data, at a peak data rate of 16 Mbit/s, this results in a packet
duration of 16 μs. Then, the energy overhead for communicating 40 packets is then Eoh,tot =
0.72 μJ . In addition, the higher data rate results in the energy dissipated for communication
to be Ec = 7 μJ . Therefore, the total energy FoM is Ep,tot = 7.72 μJ . A comparison of this TX
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Figure 3.31 – TX power consumption breakdown
with the PLL-based SOTA TX given in the introduction at different peak data rates can be seen
in ﬁgure 3.32 from which the following conclusions can be drawn:
• The FBAR based TX shows a 34x reduction in the startup energy overhead ﬁgures due to
the very fast startup of the FBAR DCO and the absence of the synthesizer settling time.
• Due to this small startup overhead, the Useful Energy Threshold of the FBAR based TX
is 187.5 Mbit/s as opposed to 2.8 Mbit/s for PLL-based transmitter.
• The PLL-based TX performs slightly better at lower peak data rates due to the fact that
the energy spent for communication is much higher than the energy overhead at these
data rates. Since the PLL-based TX has lower peak power dissipation, this is an expected
result.
• At higher peak data rates the longevity of the FBAR based TX operating from a ﬁxed
power source such as a CR2032 battery is much more (ﬁgures 3.33a and 3.33b) than
that of the PLL-based TX due to its reduced overhead Eoh,tot . For instance, if under the
assumption that the SOTA TX can be extended to operate at 16 Mbit/s peak data rate
with the same power (5.4 μW ), the FBAR based TX outperforms the PLL-based SOTA TX
by having a three times longer (1254 days vs 400 days) battery life. But if the transmitters
are operated at their maximum capable peak data rates (16 Mbit/s for FBAR TX and 2
Mbit/s for PLL TX), then the FBAR based TX outperforms the PLL-based TX by a factor 7
in battery lifetime.
In order to measure the polar modulation capability of the transmitter, the associated digital
baseband was coded in an FPGA. The clock of the FPGA based modulator was derived by the
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Figure 3.32 – Variation of the energy dissipation with Peak Data Rate in PLL-based SOTA TX
and FBAR TX
division of the FBAR frequency by 32. Figure 3.33 shows the measured variation of the output
amplitude with input code and compares it with the values obtained in simulations. Since the
measured output power was approximately 1.0 dB lower than simulated, normalized curves
are presented here, in order to emphasize the shape of the curves rather than the absolute
values of the output voltage.
The polar modulation measurements were conducted at 600 kS/s at carrier frequency of
2.4 GHz. The measured spectrum is compared to the spectrum resulting from high level
Matlab simulations in ﬁgure 3.34. Compared to simulated results, measured spectrum shows
only a minor increase of signal level outside of the desired channel. Nevertheless, ACPR
remains below -34.3 dB, well within the standard speciﬁcations.
Figure 3.35 illustrates the impact of the transmitter linearity on the output spectrum. The
spectral regrowth in the output depends on the feedback factor which affects the transmitter
linearity. The more the feedback factor deviates from the optimum, the more the spectral
regrowth will be. One such example, where the feedback factor value is lower than optimum, is
shown in ﬁgure 3.35. The worst case where there is no feedback (a constant envelope signal) is
also shown in the ﬁgure; with this spectrum clearly violating the spectral mask of IEEE 802.15.6
as expected.
Another factor that determines whether the signal spectrum falls within the deﬁned mask is
the differential delay between the amplitude and the phase signal. A small delay will only cause
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(a) Variation of lifetime of CR2032 battery with increasing data rate
(b) Variation of lifetime of V335 battery with increasing data rate
a minor asymmetry in the spectrum (typical for polar transmitters [22]). Larger differential
































Figure 3.33 – Comparison of simulated and measured normalized output voltage as a function
of input code word
Offset Frequency [MHz]
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Figure 3.34 – Comparison of measured and simulated output spectrum
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Frequency [GHz]
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Figure 3.35 – Comparison of measured output spectrum with and without amplitude modula-
tion
as shown in ﬁgures 3.36a and 3.36b. However, due to the loose constraints of the IEEE 802.15.6
standard, a delay up to 200 ns, or approximately one-eighth of the symbol time, can be
tolerated.
At the maximum output power level of 0 dBm, the efﬁciency of the PA, including the power
consumption of the pre-ampliﬁer and the bias circuit, is 16% as shown in ﬁgure 3.37.
The eye diagrams for π/2-DBPSK and π/4-DQPSK is shown in ﬁgure 3.38. The measured
EVM RMS is 5.11% for π/2-DBPSK and 6% for π/4-DQPSK. Both these values are within the
limits deﬁned by the standard (17% for π/4-DQPSK). The performance comparison of this
transmitter with other low power transmitters in literature is shown in Table 3.2. Amongst
the transmitters in the table, [7] and [23] seem to achieve better Energy/bit ﬁgures than this
work. But they have serious shortcomings as in [7] is restricted to 3 channels and uses 3 FBAR
to generate 3 separate LO signals. This not only severely hampers the scope of this work for
deployment in IoT, it also makes packaging of the system, a very difﬁcult proposition. Whereas
the TX of [23] is designed for frequencies around 400 MHz. By contrast, the proposed work can
cover all the channels over a wide range of frequencies while using a single FBAR. In addition,
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Figure 3.36 – Measured output spectrum for different values of (a)amplitude delay (b) phase
signal delay
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Figure 3.37 – Output power and drain efﬁciency as functions of input code word
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and do not support as high a data rate. Although fast settling PLLs have been designed with a
settling time of a few μs, the XO start up still remains as discussed previously; which is one of
the areas where this synthesizer outperforms the conventional PLLs. For example, the PLL
presented in [24] has a settling time of 40 μs, which allows fast channel switching, however
full wake-up time is not reported; yet it can be expected to be in the order of hundreds of μs.
Table 3.2 – Performance comparison of the FBAR based Transmitter with prior literature


















Frequency 2.4 GHz 2.4 GHz 400 MHz 2.4 GHz 2.4 GHz 2.4 GHz
Peak FSK Data
rate
2 Mb/s 1 Mb/s 5 Mb/s 50 kb/s 1 Mb/s 16 Mb/s
Power
Consumption
5.4 mW 8.9 mW 2.2 mW 10.8 mW 0.53 mW 10.4 mW
TX output
power




Start up time 40 μs N/A N/A 2 μs 4 μs 5 μs
Channels
switching





















2.7 nJ/b 6.5 nJ/b 0.11 nJ/b 144 nJ/b 0.53 nJ/b 0.7 nJ/b




1.2 Mb/s 1.2 Mb/s 0.8 Mb/s N/A 1 Mb/s 1.2 Mb/s
EVM RMS(%) 7.3 10 2 N/A 6 6
ACPR (dB) -32 -26 N/A N/A N/A -34.4
PA Efﬁciency
(%)




Technology 90 nm 130 nm 65 nm 130 nm 65 nm 65 nm
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3.4 Summary and Prospective work
A high data rate capable transmitter employing a frequency synthesizer based on an FBAR
as a frequency reference enables fast start up of 5 μs has been presented in this chapter. The
FBAR DCO has been implemented using a complementary cross coupled structure in order
to halve the power consumption. By using a Phase Switching Divider, this synthesizer was
able to overcome the limited tuning range of the FBAR to cover a wide frequency range, as
well as to support data rates of up to 16 Mb/s. The high data rate enables a higher rate of duty
cycling. This, in turn reduces the energy overhead of the system by 34x as compared to a PLL
based system with a crystal oscillator as the reference; which makes this transmitter adept to
be employed in Ultra Low Powered systems like IoT, WBAN etc. In addition to this, a dynamic
biasing circuit that enables a linear PA operation was also presented; which makes the TX
capable to handle standards that require polar modulation such as IEEE 802.15.6.
Concerning the prospective work, there is a scope for improvement on compensating for the
FBAR frequency drift with temperature. Even after employing the open loop compensation
scheme, the temperature dependent frequency drift of the FBAR DCO was measured to be
around 25 ppm. Temperature compensated crystal oscillators have much better frequency
stability as their frequency deviation is around 1 ppm over a large temperature range [26].
Therefore, there is a need to improve the FBAR temperature behaviour and this requires
improvement on both the FBAR design procedure as well as from the circuit perspective.
While the FBAR design itself is out of the purview of this work, the open loop temperature
compensation scheme describe herein can be improved by increasing the polynomial order
for better curve ﬁtting and proceeding to compensate for the frequency variations.
Another point on which work has to be done is the packaging of the FBAR resonators together
with the CMOS ICs so that the entire radio remains miniature. Indeed, this was one of the
main advantages of choosing FBAR over the bulky quartz crystals. One solution for low-cost
packaging was described in [27] wherein the CMOS IC forms a part of the lid of a hermetic
package that contains the FBAR, while the interfacing between the resonator and the IC can
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4 FBAR based Transmitters: Evolving
from Analog to Digital Synthesizers
The rapid proliferation of Internet of Things (IoT) in recent years imposes many constraints
on the radios employed in these IoT nodes, the primary of which is to reduce the power
dissipation so as to improve the energy autonomy. Conventional radios that communicate
continuously are ill suited for such autonomous nodes since the power dissipation in such
cases is dominated by the Power Ampliﬁer irrespective of technology scaling. Indeed, as shown
in the Introduction, the power dissipation of the State-of-the-Art (SoTA) radios has remained
more or less constant over the recent years (ﬁgure 1.5). In order to overcome this minimum
energy barrier, duty cycling has emerged as one of the preferred methods for communication.
To obtain maximum mileage out of duty cycling, both the active energy dissipation and the
energy overhead of the radio has to be minimized [1], as demonstrated in the previous chapter.
In addition, the synthesizer employed in the radio must be frequency agile, in order to achieve
robust performance in the presence of interferers. The reduction of the energy overhead was
discussed in the chapters 2 and 3 of this thesis. Whilst the former showed the ways to increase
the bandwidth of a loop based synthesizer without compromising its noise performance so
as to minimize the energy overhead due to the synthesizer settling, a PLL-free, FBAR based
synthesizer (TX) was introduced in the latter. This FBAR based synthesizer had the advantages
of having a very rapid wake up, being frequency agile and supporting moderately high data
rates [2]. But the main issue with such a synthesizer is that the frequency range trades off
with the maximum data rate (a few Mbps with a given modulation index) and both of these
parameters are constrained solely by the FBAR tuning which is in the order of a few MHz.
This can be seen from equation 3.9 which shows that the wider the frequency range of the
synthesizer is, the lower the maximum data rate that can be achieved and vice versa. Moreover,
the synthesizer employs an active analog mixer to generated the wanted output frequency
from the FBAR LO signal and its divided version. The use of such an analog synthesizer is not
favourable to technology scaling in terms of area (since the mixer uses an inductor to reduce
the loading by the input capacitance of the succeeding PA stage), mismatch, etc. Therefore
there is a need to ﬁnd a completely digital solution that would the incorporate features such
as frequency agility, low overhead and high data rate capability. Such a synthesizer could
potentially become the mainstay of the future IoT radios. Is such a synthesizer possible?
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In terms of frequency agility and being conducive to technology scaling, Direct Digital Syn-
thesizers (DDS) have proven to be an effective solution [3], [4], [5]. These synthesizers map
an input word which represents the wanted output frequency to the stored time dependent
amplitude information to build the desired signal. Figure 4.1 shows the block diagram of
the DDS. The system consists of a frequency control register that stores an input Frequency
Control Word (FCW) whose value is proportional to the desired frequency. This is followed
by a Numerical Controlled Oscillator (NCO) which accumulates the FCW and produces a
sampled output at the reference clock rate( fre f ). Finally this sampled value is mapped to the
stored amplitude values and fed to a DAC sampled at fre f . This is followed by a smoothing
Low Pass Filter to remove the frequency aliases. The direct mapping of the FCW directly to
the output signal without any loop helps the system immensely to achieve high frequency
agility. While the DDS is very versatile due to the fact that it can produce any shape of output
waveform, it suffers from two major problems. First is that the maximum clock frequency
of the system is limited to half the reference frequency due to the need to satisfy Nyquist’s
criterion. Second is the extremely high active power consumption of the system. For instance,
the SoTA DDS designed in 28 nm technology [6] consumes 68 mW to generate frequencies in









Figure 4.1 – Block Diagram of a Direct Digital Synthesizer
An alternative to the time domain DDS is to move to the phase domain where information
about the zero crossings could be used to build the desired frequency signal albeit with a ﬁxed
amplitude. Combined with a ΣΔmodulator to perform noise shaping as well as an FBAR for
rapid wake up, this synthesizer could achieve very low energy overhead and be frequency agile.
Furthermore, such a synthesizer could support data rates of up to tens/hundreds ofMbps since
the data rate depends only on the speed of theΣΔwhich is technology dependent. This chapter
describes the design of one such Phase Domain Direct Digital Synthesizer (PDDDS), while
also including the persisting design challenges and prospectives for future improvements. The
organization of this chapter is as follows: First, the principle of the PDDDS is shown, followed
by the design of the various circuit blocks. Special emphasis is given to the design of the ΣΔ
modulator which is one of the most important circuit blocks. This section includes the design
of a Hybrid Requantizer (HRQ) to reduce the impact of the level of the spurs that arise due
to the nonlinearity of the frequency synthesizer. Finally, the measurements of a prototype
PDDDS based TX are provided, followed by recommendations for future work.
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Figure 4.2 – Block Diagram of Fractional-N frequency synthesizer
4.1 Phase Domain Direct Digital Synthesizer: Principle
The idea behind the PDDDS is the traditional fractional-N frequency synthesizer whose
block diagram has been reproduced in ﬁgure 4.2. The Multi-modulus Divider (MMD) of the
synthesizer divides the output frequency based on the output of aΣΔmodulator which dithers
the division ratio between different values (...,K −1,K ,K +1, ..) so that the average divided
output frequency is equal to the reference frequency. The data to be modulated is directly fed
to the ΣΔwith the digital modulator being clocked by the reference frequency itself.
By slightly modifying the fractional-N synthesizer, the basic circuit for a PDDDS can be
obtained, as shown in ﬁgure 4.3. The ﬁrst modiﬁcation is to replace the reference crystal
oscillator with an FBAR DCO which serves as the high frequency reference. Then the PSD,
charge pump and the LPF are removed. The VCO is replaced by a frequency multiplier by K
and is then fed to the MMD. Thus, by dithering the division ratios, various frequencies in the
vicinity of fREF can be synthesized. Therefore, the desired output signal is simply the output
of the MMD. This output signal also clocks the ΣΔmodulator. But since this output signal is
at RF, it is difﬁcult if not impossible to design the ΣΔ for operating at such high frequencies.
Therefore, a divide−by −N circuit is implemented, the output of which serves as the clock
to the ΣΔ [7].
The major issue with such a setup is that the high frequency reference signal is multiplied
by K and hence the MMD working at this frequency (K fREF ) would result in a huge power
dissipation. Therefore, there is a need to virtually synthesize a K fREF signal to be fed to the
MMD which would lead to the same desired functionality without increased power. This can
be achieved by using a K -stage ring oscillator injection locked to the reference oscillator. The
ring oscillator produces multiple edges whose frequency is K fREF . By manipulating these
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Figure 4.3 – Basic principle of Phase Domain DDS
edges appropriately and dividing the resultant, the desired output frequency can be produced.
Since the MMD cannot deal with the virtual LO, a specialized circuit is needed for this purpose.
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Figure 4.4 – All Digital Open-Loop Synthesizer : Block Diagram
As mentioned previously, the frequency synthesis starts with the FBAR DCO which generates a
stable high frequency reference signal. This reference signal injection locks a ring oscillator
thereby producing multiple phases at the reference frequency. As explained in chapter 2, the
104
4.1. Phase Domain Direct Digital Synthesizer: Principle
multi-phase injection locking is employed here which serves to reduce phase imbalances
due to slightly different load at one of the inverter stages. Then, by linear combination of
these various phases of the LO signal based on the outputs of a ΣΔmodulator, an RF signal
is produced, whose average frequency is equal to the desired output frequency. Going back
to the block diagram, in parallel to the K phases being produced by an Injection Locked
Ring Oscillator, the Select Signals (SS signals in ﬁgure 4.4) are produced by a Finite State
Machine (FSM) based on the output bits (SΣΔ) of the ΣΔ modulator. These SS signals are
resynchronized to their corresponding phases in a retimer block to yield the RS signals. The
process of resynchronization is critical to this synthesizer to avoid momentary glitches and
cycle skipping in the output signal which will translate to erroneous output frequencies and
will also show up as noise in the output spectrum. The RS signals are then multiplied with the
phases using AND gates and the resultant signals are then summed to produce the required
output RF signal SOUT . To extend the frequency range of this synthesizer, the Retimer circuit
also includes a Range Extend block (RE). Frequency modulation can be performed in this
circuit by adding the output of a digital modulator directly to the input of the ΣΔ. The digital
baseband which includes the modulator is clocked by the FBAR reference frequency divided
by an integer I . Both the ΣΔmodulator and the FSM are clocked by a divided version of the























Figure 4.5 – Time separation of the phases of the ring oscillator
The input to the ΣΔ is the FCW which can be written as α ·2G , where G is the ΣΔ bit width.
Denoting the FBAR output signal as fREF , a K stage ring oscillator which is injection locked to
this reference signal produces K phases. The delay between these phases is then 1/(K fREF )
as shown in ﬁgure 4.5. From here on, the phases combination process produces the output
signal whose frequency, for each ΣΔ clock cycle (= N cycles of the output), deviates from the
reference frequency for only one cycle i.e. (N −1) cycles of the output have a time period of
1/ fREF and one cycle has a duration given by (K +SΣΔ)/(K fREF ), where SΣΔ is an integer and
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is the momentary output of the ΣΔmodulator. This is illustrated in the timing diagram of
ﬁgure 4.6 which shows the sequential signal generation process for an example with N=4 and
K=5. As expected, the instantaneous frequency of the output signal is fREF for 3 cycles and
5 fREF /(SΣΔ+5) for one cycle. The average output time period per each ΣΔ clock cycle of this



















where α is the average of the ΣΔmodulator output.
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Figure 4.6 – All Digital Open-Loop Synthesizer : Signal Diagrams
The conversion of theΣΔ output into the desired signal in this synthesizer is similar in principle
to the conventional DDS [8]; but instead of the instantaneous amplitude, the FCW is mapped
to the instantaneous frequency of the signal fOUT . In effect, the injection locked ring oscillator,
the FSM, the phase combiner and the associated circuitry serve as a DAC which converts the
FCW to the desired frequency output. At this point, it is imperative to note that this loop-free
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direct digital frequency synthesis is made possible only thanks to the very high frequency
stability of the FBAR. Therefore it is necessary to compensate for the frequency variations of
the FBAR with respect to temperature as explained in chapter 3.
The maximum frequency that can be synthesized by this process is the same as that of the
FBAR frequency fREF . The minimum frequency synthesizable can be calculated as follows:
Since the maximum value of the FCW input for a ΣΔ of bit width G is 2G −1, the maximum
value of α is
(













Thus, for large values of G , the frequency range of this system is solely dependent on the
parameters K , the number of stages in the ring oscillator and N , the frequency of the ΣΔ
modulator by inverse proportionality. Therefore, one way to increase the frequency range
of this system is to increase the speed of the ΣΔ as well as the number of stages of the ring
oscillator, both of which come at the cost of increased power consumption.
The parameters N and K also determine the Quantization Noise (QN) of the ΣΔmodulator.
This in-turn affects the noise performance of the synthesizer since the QN of theΣΔ dominates
the output synthesizer noise at high frequency offsets. Also, as it is shown later, the ΣΔ also
determines the close-in noise due to noise folding. An increase inK reduces the time difference
between two phases of the ring oscillator which also means a reduced quantization step size
for the ΣΔ and hence the noise is expected to decrease proportionally. In addition, since the
ΣΔ operates at N times lower frequency as compared to that of the output signal, the QN at
the output can be expected to be compressed in the frequency domain by a factor N . For
example, the QN in the case where the ΣΔ is implemented as a MASH modulator reaches its
maximum at an offset frequency of ( fREF /2N ) instead of fREF /2. This can be seen from the
ﬁgure 4.7. The quantization noise of a MASH modulator of order m is shown in equation 4.5.













where fo f f is the frequency offset at which the phase noise is measured. Thus an increase
of K and a reduction in N both will lead to a decrease in QN. Ideally, one would like N to be
’1’ to push the QN as far away as possible. But, this is impossible to do since synthesizing
the MASH at RF (around 2.4 GHz) is extremely difﬁcult and consumes a large amount of
power. In addition, increasing K means increasing the number of stages of the ring oscillator.
This, in turn increases the number of Select Signals which corresponds to an increase in the
hardware of FSM as well as the retimer block, invariably leading to an increase in the circuit
power consumption. Moreover, the number of stages in the ring oscillator also cannot be
arbitrarily increased for a particular technology node lest the oscillator will not lock to the
desired frequency. Finally, increasing K to reduce noise decreases the frequency range of this
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(a)
(b)
Figure 4.7 – Simulated and predicted QN for different values of N (a)N = 1 (b) N = 4
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synthesizer, thus exhibiting a tradeoff between noise and frequency range. In summary, the
frequency range vs noise vs power tradeoff of this synthesizer is dictated by parameters K
(the number of ring oscillator stages) and N (clock frequency of the ΣΔ) both of which are
technology dependent. At this juncture, the reader’s attention is drawn to the fact that this
synthesizer lacks the inherent low-pass ﬁltering mechanism of a PLL and thus a reduction in
the QN becomes imperative. Even then, an off-chip BAW or a SAW ﬁlter may be required to
mitigate the effect of this far away noise. This is the inevitable price to be paid for a loop-free
synthesizer architecture. But a positive aspect of this tradeoff is that both the parameters K
and N are technology dependent, and therefore a signiﬁcant improvement can be expected at
smaller technology nodes.
The clock frequency of the ΣΔ ( fCLK ) also determines the ideal maximum data rate DRmax of
this synthesizer which is given by
DRmax = fCLK /OSR, (4.6)
where OSR is the oversampling ratio used in the digital baseband. Here again, lower N leads
to a higher ΣΔ frequency and subsequently a higher maximum data rate for this synthesizer.
Ddue to noise concerns, the aim is to run the ΣΔmodulator at as high a frequency as possible;
as a by-product, this synthesizer can support data rates upto a few hundred Mb/s for a given
modulation index as we approach the ideal value of N = 1. Imperative to note here is that
as explained previously, since the fOUT and subsequently fREF are not momentarily varying,
the practical maximum data rate should have to be less than the one speciﬁed by equation
4.6. Thus, as a rule of thumb, a safe value of the highest data rate for such a system would be
fCLK /(2∗OSR).
The frequency resolution of this synthesizer is determined by the input FCW of this synthesizer.




1+ FCW2G ·K N
)
fREF . (4.7)





1+ FCW−12G ·K N
− 1




2G ·K N +FCW )2 · fREF . (4.8)
The minimum resolution of this synthesizer is obtained when the FCW is zero, which is given
by
Δ fResol ,min ≈
1(
2G ·K N) · fREF . (4.9)
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The maximum is when FCW is at its maximum 2G −1, which can be then approximated to be
Δ fResol ,max ≈
2G ·K N(
2G · (K N +1))2 · fREF . (4.10)
The variation of frequency resolution with FCW for the example with N = 4 and K = 5 is shown
in ﬁgure 4.8.
Figure 4.8 – Variation of PDDDS resolution with Frequency Control Word
At this juncture, it is worth mentioning that an alternative method of mapping the ΣΔwas also
investigated, in which for a given ΣΔ clock cycle, all the N cycles of the output have a duration
(K +SΣΔ)/(K fREF ), as shown in ﬁgure 4.9. The advantage of this approach over the adopted







which is always lower than the one of the ﬁrst approach that is given in equation 4.4. But, on
the other hand, this approach has more average power dissipation than the adopted approach
since the FSM, retimer and the phase combiner have to deal with N times more transitions,
thereby increasing the dynamic power dissipation. Furthermore, the QN in the output signal
of this approach is also higher than the ﬁrst as noted from the ﬁgure 4.10.
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Figure 4.9 – Chronogram of the alternative PDDDS approach
Having discussed the principle of the PDDDS in detail, the following section gives a description
of the circuit blocks of the synthesizer.
4.2 Synthesizer Blocks
4.2.1 FBAR DCO
The FBAR DCO used in this synthesizer is the same as that described in the previous chapter
but without the frequency tuning varactors since there is no need to tune the FBAR.
4.2.2 Select-signal Retimer
The select signal retimer in this case is built on the same principle as described previously
but with a few subtle yet major differences. First, in the case of the resynchronization circuit
described in Chapter 2 of this thesis, there was no concern about the duty cycle of the signal at
the output of the phase combiner since this signal was fed to an integer divider which operated
only on signal edges. But in the case of this synthesizer, since the output of the Phase combiner
is the wanted signal itself, care should be taken to avoid any surprising spurious content in the
output spectrum. Figure 4.11 depicts the circuit diagram of the proposed retimer circuit. The
SR-NOR latch and the dynamic resynchronization latch perform the function of aligning the
select signals with the low periods of their respective phases. Readers are requested to refer to
Chapter II for the timing diagrams related to these two latches. The output of the dynamic
synchronization latch is the signal L. This signal is passed through two further dynamic latches
Latch− I and Latch− I I which are triggered on the rising and the falling edges of the current
phase signal Pi respectively. The output of the ﬁrst latch is the signal HSi and the second latch
is the signal DSi . The other control signal of both these latches is the HS signal (denoted by
HSi+1) corresponding to the next selected phase. Both the HSi and the DSi signals serve as
an input to an unconventional Dynamic Flip ﬂop, which then produces the desired output
signal. In addition, two latches viz. Latch−I I I and Latch−IV , which act on the HSi and DSi
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Figure 4.10 – Comparison of Quantization noise in fOUT of the two different PDDDS ap-
proaches
signals respectively, are required for correct operation as explained in the following paragraph.
In addition, these latches ensure that the logic high portion of the output signal is always at
0.5TREF .
The functioning of this circuit can be explained using the chronogram given in 4.12. Recalling
from Chapter II, for proper glitch-free signal generation, the next select signal SSi+1 should
transition from logic low to high only when its corresponding phase, Pi+1 is logic low in its
current cycle, if and only if the current select signal SSi has transitioned from logic high
to low within the current cycle of Pi . The SR NOR latch and the dynamic synchronization
latch take the current select signal and the current phase which is supposed to be selected
as input. These latches align the select signal with the logic low portion of the phase signal
(signal Li which is inverted as compared to the SSi ). Ideally, if the select signals from the FSM
arrive at the same time, then this simple retiming would sufﬁce. But, owing to difference in
interconnect parasitics, this is not often the case as a result of which there may be an overlap
between the current and the next L signals or there may be a cycle skip as evinced in the
chronogram. This will inevitably result in a very slight deviation in frequency. For instance
if the system uses a 20 bit ΣΔmodulator with dithering, then the maximum period of such
a modulator is 220 clock cycles. In addition, with the decimation factor being 4 (N = 4), the
ΣΔmodulator will repeat for every 222 cycles of the output signal. With such a long averaging
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Figure 4.11 – Latch based low power select signal retimer
missed cyclewill give rise to spurious componentswhichmaymixwith the reference frequency
and give rise to further spurs. Since this synthesizer lacks any natural ﬁltering ability, any
mechanism that gives rise to additional spurs is of great concern.
In order to avoid this cycle skipping and select signal overlap, the signal Li is passed through a
latch (Latch− I in the ﬁgure 4.11) whose output is HSi which is a realigned version of Li . This
latch makes sure that the HSi goes low only when the next realigned select signal HSi+1 has
transitioned to logic high. In order to avoid overlap of the HS signals, one additional latch
(Latch− I I - output DSi ) which operates with the same inputs as Latch− I albeit clocked
on the falling edge of Pi is implemented. Two further latches (Latch− I I I & Latch− IV )
serve to avoid any race conditions in the circuit. Finally, the HSi and the DSi signals serve
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Figure 4.12 – Intermediate signals of the retimer
as inputs to the dynamic ﬂip ﬂop whose circuit diagram is given in ﬁgure 4.13. The ﬂip ﬂop
is designed using True Single Phase Clocked (TSPC) latches albeit with a small difference.
Instead of having a single data input, the ﬂip-ﬂop in this case has two D inputs, namely the HS
and DS signals. This makes sure that the resulting retimed select signal (RSi ) has no overlap
with the next signal RSi+1 as well as its transition being aligned with the low period of the
phase signal Pi . It is important to note here that the clock of this ﬂip-ﬂop is Pi , which is at the
RF reference frequency fREF . In addition, with the DSi signal aligned to the high period of Pi ,
this negative edge triggered ﬂip ﬂop has essentially less than TREF /2 in which to operate. In
the worst case of slow corners, this available time can be as small as TREF /4, which translates
to about 100 ps with a 2.5 GHz reference. Therefore, in order to enable high speed operation,
the circuit has been designed using transistors with low threshold voltages. Moreover, the
MPi transistors should be designed to minimize the gate capacitance that can load the phase
signal so as to minimize power consumption but at the same time should be designed to be
fast enough to handle such a high frequency. The Dynamic ﬂip-ﬂop also includes a Range
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Figure 4.13 – Dual Input Flip Flop used in the retimer
4.2.3 Frequency Range Extension
The minimum frequency that this PDDDS can synthesize is given in equation 4.4. Assuming a
case of fREF=2.47 GHz, K=5, N=4 and a 2nd order MASH ΣΔmodulator, the lowest synthesiz-
able frequency is 2.35 GHz. This is a very limited frequency range and is of the similar order
as that of the FBAR based analog synthesizer described in the previous chapter. Therefore,
in order to improve the frequency range, it is noted that the second order MASH modulator
output is bounded between -1 and +2. But, on the other hand there are 5 stages in the ring
oscillator i.e. K = 5 and thus the FSM can handle inputs ranging from −K /2 to +K /2. In
this case, this translates to -2 to +2. Therefore, in order to extend the frequency range, the
output of the ΣΔ can be decremented by 1 and fed to the FSM. But the problem with this
approach is as follows: An input of−2 to the FSM corresponds to one cycle of the output signal
being 0.6TREF . This cycle will be logic high for 0.5TREF and logic low for 0.1TREF . With a
reference frequency of 2.47 GHz, the logic low period will be around 40 ps. This is a very short
duration for the gates of the phase combiner with the given technology node (65 nm) to handle
without resulting in one low period being swallowed and subsequently an erroneous output.
This is illustrated in ﬁgure 4.14. One way to circumvent this restriction is to shift the output of
the ΣΔ in the positive direction before it is fed to the FSM. For this, a few Range Extension (RE)
bits are added to the output of the ΣΔ. For instance if two range extension bits are added, the
output range of the ΣΔ increases to -1,....,+5. But due to the cyclical nature of the phases, any
value of SΣΔ greater than +K /2 maps to (SΣΔ mod K −K ). Thus +3 will map to -2, +4 will map
to -1 and so on, thereby returning to the cycle swallow problem.
To this effect, a slight modiﬁcation is made to the ΣΔmodulator so that it produces a control
signal, RECtr l which is logic high for all values of SΣΔ greater than+K /2. This control signal
is resynchronized and fed to the Range Extension (RE) block that is added after the Dynamic
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Figure 4.14 – Cycle swallow for SΣΔ =−2 due to short low period
ﬂip ﬂop of the retimer circuit. This RE block modiﬁes the retimed select signal QSi such
that whenever the RECtr l signal is high, the logic low to high transition of MSi is shifted by
one clock cycle of the phase signal Pi . This introduces a dead time of one clock cycle in the
output signal when its instantaneous frequency deviates from fREF . Thus, the instantaneous
frequency of fOUT will be proportional to SΣΔ. This is illustrated well in the ﬁgure 4.16. In
the chronogram, the RE bits of value 2 are added to SΣΔ. For the values of RE +SΣΔ greater
than 2 (with K being 5 in this case), the RECtr l is high. This causes one cycle dead time in
the RS signals where none of the select signals are ON. This results in one cycle of the output
signal being swallowed, which yields a time period of 1.6TREF corresponding to SΣΔ of +3,
1.8TREF for +4 and so on. Figure 4.15 shows the circuit diagram of this Range Extension block.
It consists of an N − l atch followed by a P − l atch both of which are clocked by the Current
Phase Pi . These two latches act only on the rising edge of the ﬂip ﬂop’s output signal MSi .
The latches are enabled / disabled by a retimed version of the RECtr l signal. In principle, this
Range Extension process can be inﬁnitely extended by cascading multiple Range Extension
blocks, which would enable the synthesizer to generate any frequency from DC to fREF . But,
with the addition of each RE block, the duty cycle of the output signal will get smaller and
smaller, causing the spurs due to both the odd and the even harmonics, to grow rapidly. Once
again, the inherent lack of ﬁltering would result in signiﬁcant power to be present in other
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Figure 4.15 – Range Extension Circuit
The lowest frequency that can be synthesized by the PDDDS after the addition of the RE block
can be calculated using the following rationale: The addition of one RE bit is akin to virtually
extending the bit width of the ΣΔmodulator by ’1’. The maximum value of the FCW that can













The ratio of this new minimum frequency to that of equation 4.4 is
fOUT,min,RE
fOUT,min
= K N +1
K N +2RE . (4.13)
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Dead time -- 1 cycle
Figure 4.16 – Chronogram after Range Extension
Since the second term in the denominator of the above equation is always greater than or
equal to 1, the minimum frequency that can be synthesized with the addition of RE bits is
smaller, leading to a larger frequency range. In the aforementioned example, the addition of
two RE bits to SΣΔ reduces the minimum synthesizable frequency from 2.35 GHz to 2.05 GHz.
4.2.4 ΣΔmodulator
One of the most important blocks of the PDDDS is theΣΔmodulator. As mentioned previously,
the ΣΔ determines the total noise performance of the system. Recalling from equation 4.8, the
bit width of the ΣΔ determines the resolution of the synthesizer. This, in turn affects the noise
of the modulated data. In addition, the type of the ΣΔ also impacts the noise shaping and in












































































Figure 4.17 – Different topologies of ΣΔmodulator (a) Single Stage Modulator - I (b) Single
Stage Modulator - II (c) MASH modulator
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Figure 4.17 gives the block diagrams of three commonly used ΣΔ architectures viz. the Single
Stage Modulator - I [9], the Single Stage Modulator - II [10] and the MASH modulator. While
the MASH modulator is a feedback architecture, the Single Stage Modulators are feedfor-
ward in nature. Each of these modulators is advantageous from the perspective of different
performance parameters as explained below.
Out of all these topologies, the MASH modulator has the lowest close in QN while the far away
QN is unsuppressed. To illustrate this the Noise Transfer Function (NTF) of the three different








1− z−1+0.5z−2 . (4.15)
NTFM ASH =
(
1− z−1)3 . (4.16)
Figure 4.18 plots the magnitude of the NTF of these three topologies [11] over the various offset
frequencies. In the inset ﬁgure, a zoom of the close in QN is also given for easy comparison.
Another major factor which is of concern is the stability of the modulator. In general, multi-
loop modulators are unconditionally stable as opposed to Single Stage Modulators. Therefore,
out of the three topologies presented, the MASH modulator is always stable. In addition, the
MASH modulator does not have any scaling factors in its data path unlike the Single Stage
Modulators and therefore the MASH modulator has the lowest hardware overhead and also
consumes the lowest power. Taking into account all these criteria, the MASH ΣΔmodulator
was used in the ﬁrst prototype of the PDDDS.
The next natural questionwould be to determine the order of theMASHmodulator. The higher
the order of the MASH, the lower the near QN but the far away QN is proportionally higher,
since the integrated noise power is constant. Since this PDDDS has no inherent ﬁltering
mechanism, it is in the best interest of the designers to keep the far offset QN as low as possible
which means using a lower order MASH modulator. In addition, due to the non-linear nature
of this frequency generation operation (phase combining is essentially non-linear), the noise
of the ΣΔ modulator folds back and causes the close-in noise to be dependent on the QN
instead of following the reference noise as it would be expected from an injection locked
system. The noise folding thus entails careful simulation of the close-in noise to determine the
order of the ΣΔmodulator. This is shown in ﬁgure 4.19 which is the phase noise simulation of
the output for two MASH modulators of order 2 and 3 respectively. It is clear from the ﬁgure
that the higher order modulators cause a higher in band noise as well as a large excursion of
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Figure 4.18 – Magnitude of Noise Transfer Function of various ΣΔmodulator architectures
output. Thus from a close-in phase noise perspective, the lowest order of the ΣΔ that ensures
spur-free operation would be the correct choice, which is order 2 for a MASH.
In addition to this background, the MASH modulator also has to operate at very high frequen-
cies. For example with N = 3 or 4 and the nominal frequency being fREF , which is around
2.5 GHz, means that the clock frequency of the MASH will be around 833 or 625 MHz. This
operating frequency can momentarily go as high as 1 GHz in the case of the former (750 MHz
for the latter) due the maximum momentary frequency of the output signal being around 3
GHz. Moreover, as seen previously, it is of great interest in terms of noise, frequency range
etc. to push this clock to even higher frequencies, ideally working at the output frequency
itself fOUT . All these factors make it very difﬁcult to design a MASH modulator while also
minimizing power consumption.
One way reduce to power and hardware of the MASH modulator is to implement what is
described as bus-splitting as introduced by Fitzgibbon et.al. in [12]. The principle behind this
technique is the fact that the contribution of the LSBs to the output spectrum is less than that
of the MSBs in a multi-bit noise shaper. Therefore, the LSBs can be quantized by a lesser order
ΣΔ and combined with the MSBs following which the sum is quantized again by a higher order
modulator as shown in ﬁgure 4.20. The procedure of allotting the number of bits to be sent to
the lower / higher order modulator is reproduced here from [12] for the sake of completeness.
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Figure 4.19 – Simulation of the close in phase noise of PDDDS with second and third order
MASH















Figure 4.20 – Bus-split MASH ΣΔmodulator
Given an N bit input Xin to the MASH modulator, the ﬁrst NLSB bits are quantized by a ﬁrst
order modulator whose output is summed with the NMSB bits and passed through a second
order modulator. The instantaneous output of the MASH modulator Y can be expressed
as a sum of the input Xin scaled by 2G (G being the bit width of the modulator) and the
Quantization noise arising from the ﬁrst and second order modulators scaled appropriately.
Writing this relationship in the z-domain gives
Y (z)= Xin(z)
2N
+ (1− z−1) Eq1(z)
2NLSB 2NMSB





where Eq1(z) and Eq2(z) are the z-transforms of the QN of the ﬁrst and the second order
modulators respectively. The idea is to mask the noise of the ﬁrst order below that of the
second order modulator by an appropriate choice of NMSB and NLSB . At this juncture, it
is noted that the spectrum of the ﬁrst order modulator is made up of spurs at multiples of
fCLK /2NLSB . The noise spectrum of the second order modulator has a 20 dB/dec slope. So, in
order to achieve a spur free noise shaping, it is imperative to ensure that the ﬁrst spur of the
ﬁrst order modulator remains below the second order modulator noise which will ensure that
all the other spurs remain hidden, given the 20 dB/decade slope (increasing nature) of the
second order modulator noise.
The cycle lengths of the ﬁrst and the second order modulators are 2NLSB and 2N respectively.
For a constant input to the modulator without dithering, the noise power spectra of the ﬁrst
and the second order MASH modulator is given by





1− z−1)2 , (4.18)
S2( f )= 1
12Ls2
(
1− z−1)2∣∣∣2 . (4.19)
Then the condition for the spur free bus splitting is given as
S1 < S2@ f = fCLK /2NLSB . (4.20)
Since





for f << fs , (4.21)
the noise power spectra can be rewritten as
















To satisfy the condition given in equation 4.20, the requirements on the bit width of the ﬁrst
and second order modulators is given by
2N −3NMSB < 5.3. (4.24)
If dither component is added, the equations become slightly different. Due to the presence of
dither, the output is essentially spur-free. Therefore, the equations have to be solved at the
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Figure 4.21 – Masking (dashed), second order, ﬁrst order and dither noise spectrum
Figure 4.22 – Noise comparison between 20 bit MASH modulator and the bus split modulator
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frequency where the ΣΔ noise takes over from the dither noise ﬂoor. If a zero order dither is
employed, this noise ﬂoor is given by
Ln f ( f )=
1
12 · (2N )2 . (4.25)
The noise ﬂoor is illustrated in ﬁgure 4.21 which also shows the predicted ﬁrst and second
order modulator noise spectra along with that of the bus split MASH. This noise ﬂoor is the
dominant component of the QN till the frequency which is derived by equating equations 4.25
and 4.23 as
f = fs
2π ·2N/2 . (4.26)
At this frequency, equating the noise from the ﬁrst and the second order modulator gives the




For example, to design a 20-bit second order MASH, taking into account both the cases of with
and without dither, the bus splitting technique leads to NMSB = 12 and NLSB = 8. The output
noise power of this modulator is shown in ﬁgure 4.22 which shows that the noise of the bus
split modulator and the normal 20 bit modulator are virtually identical and closely follow the
predicted noise. Coming to the hardware perspective, for this 20 bit modulator, the use of
bus splitting helps to reduce the number of full adders and ﬂip-ﬂops required by 20%, thus
helping to reduce the power consumption.
4.2.5 Hybrid requantizers for spurious level reduction
One of the main issues with the use of the SDM are the spurs which appear due to the non-
linearity of the frequency synthesizer [13]. This is similar to a PLL, where the nonlinearity of
the charge pump combined with the pseudo-random nature of the traditional ΣΔ (MASH)
output results in near-integer spurs. The appearance of these spurs can be veriﬁed by plotting
the PSD of the higher powers of the MASH output as shown in ﬁgure 4.23. These spurs may
be particularly annoying in the case of the PDDDS since the synthesizer lacks the inherent
ﬁltering mechanism of the PLL. These spurs may fall in the cellular bands and violate the
spectral requirements. In order to mitigate these spurs, Shaped Requantizers (SRQ) have been
designed in the literature [14]. These ΣΔmodulators trade-off spurs for in-band noise and
hence could be used in applications where the presence of the spurs is the major mitigating
factor that deters the use of PDDDS. The major problem with the SRQ is the high power
consumption and hardware count at the clock frequencies that the ΣΔ of the PDDDS is
supposed to operate. Hence, in order to reduce the same, a Hybrid Requantizer (HRQ) based
on the combination of the traditional MASH and the SRQ has been developed. Before going
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into the evolution of the HRQ, a rudimentary background of the SRQ is provided herein for
the beneﬁt of the readers.
Figure 4.23 – PSD of the output of the ΣΔ raised to higher powers
The Shaped Requantizer is a class of DC-free quantizer which quantizes the Frequency Control
Word (FCW). The SRQ consists of a cascade of K 1-bit quantizers whose block diagram is
shown in ﬁgure 4.24. The output of each of these quantization blocks is based on the output
of its previous block and a random number generator. The quantizer block inspects its input
and a random number is added to it based on certain conditions to be described shortly and
the resultant is passed on to the divide by 2 sub-block which gives the output. The mean of
the random number sequence that is added to the input of the SRQ block needs to be zero.




(xd [n]+ sd [n]), (4.28)
where sd [n] is generated based on the parity of the input (od [n]), the running sum of sd [n]
and the output from a random number generator. The combinational logic (given in ﬁgure
4.25) makes sure that sd [n] has the same parity of the input xd [n]. This makes sure that the
sum of the input and sd [n] is divisible by 2 i.e. the output has one bit less than the input [15].
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Figure 4.25 – Schematic of the SRQ unit
Based on the span of the random number sequence that is used to determine sd [n], which in
turn means the upper bound on the values that |td [n]| (this upper bound is denoted by Nt ) can
take, the output sequence of the SRQ presents immunity up to certain orders of non-linearity
and subsequently have less power in the spurious tones. The determination of sd [n] based on
rd [n], od [n] and td [n−1] for Nt = 1 and Nt = 2 is given in tables 4.1 and 4.2 respectively. The
ﬁrst is immune to spurs upto order 1 nonlinearity while the latter is immune to spurious tones
up to a nonlinearity of order 3. This can be veriﬁed from the simulations of the ﬁgure 4.29
which show the ΣΔ output raised to the power 3 as well as the PSD of the sd [n] raised to power
3 and the running sum of the same raised to the power 5 [16]. At this juncture, it is important
to note that the random number streams used in each SRQ block should be uncorrelated from
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od [n]= 0 od [n]= 1
td [n−1] rd [n] sd [n] td [n−1] rd [n] sd [n]
1 -1 or 0 0 1 -1 or 0 -1
0 -1 or 0 0
0 -1 -1
0 0 1
-1 -1 or 0 0 -1 -1 or 0 1
Table 4.1 – sd [n] Combinatorial decision table for Nt = 1 and rd [n] = -1,0
od [n]= 0 od [n]= 1
td [n−1] rd [n] sd [n] td [n−1] rd [n] sd [n]
2 ≥ 0 and ≤ 3 0 2 ≤ -1 or ≥ 4 -1
2 ≤ -1 or ≥ 4 -2 2 ≥ 0 and ≤ 3 -3
1 ≤ -1 or ≥ 6 0 1 ≥ 1 and ≤ 3 1
1 ≥ 0 and ≤ 5 -2 1 ≤ -1 or ≥ 4 -1
1 0 -3
0 0 or 1 2 0 ≥ 0 1
0 ≤ -1 or ≥ 4 0
0 ≤ -1 -1
0 2 or 3 -2
-1 ≤ -1 or ≥ 6 0 -1 ≥ 1 and ≤ 3 -1
-1 ≥ 0 and ≤ 5 2 -1 ≤ -1 or ≥ 4 1
-1 0 3
-2 ≥ 0 and ≤ 3 0 -2 ≤ -1 or ≥ 4 1
-2 ≤ -1 or ≥ 4 2 -2 ≥ 0 and ≤ 3 3
Table 4.2 – sd [n] Combinatorial decision table for Nt = 2 and rd [n] = -8,...,7
each other lest it results in spurs, as seen in ﬁgure 4.27. Thus, to summarize, since only higher
order non-linearities contribute to spurs, the spurious levels of the output of the transmitter
can be expected to be lower with an SRQ than when a MASH modulator is used.
The QN of this SRQ is essentially ﬁrst order in nature, rising with a slope of 20 dB/dec. Com-
pared with the MASH, the noise of the SRQ is higher as the total integrated noise in both cases
are the same and the spurious tones in the case of the former are traded off for the latter. As
mentioned previously, the problem with the SRQ is the high hardware count and consequently
the higher power consumption. For instance a 20 bit SRQ would require 245 1-bit adders, 120
ﬂip-ﬂops and 1105 gates. By contrast, a simple third order MASH modulator would require
just 60 1-bit adders and 60 ﬂip-ﬂops. At low reference frequencies, the power consumption of
the SRQ may be negligible compared to the whole transmitter and hence this large hardware
and subsequently power overhead can be tolerated. But in the case of a PDDDS with the
ΣΔ operating at hundreds of MHz, the power consumption of the ΣΔ becomes dominant.
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Figure 4.26 – PSD of various HRQ signals a) output (SΣΔ (top left) b) HRQ - S3ΣΔ (top right) c)
HRQ - sd [n]
5 (bottom left) d) HRQ - td [n]
3 (bottom right)
Figure 4.27 – PSD of the SRQ with correlated random number generators
Furthermore, at very high frequencies, it may not be possible to synthesize the ΣΔ if the circuit
is hardware intensive like the SRQ. Therefore, there is a need to ﬁnd a solution which preserves
not only the noise shaping of the SRQ but also greatly reduces the hardware.
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To this end, a comparison of the PSD of the outputs of the MASH and the SRQ is shown in
ﬁgure 4.28. The QN of the SRQ is substantially higher than that of the MASH and therefore
it is possible to perform bus splitting by hybridizing the less hardware intensive MASH with
the SRQ. Thus, the M LSBs of the input N-bit FCW are quantized using a conventional MASH
modulator and the results are summed to the remaining N −M MSBs and passed through
a shaped requantizer. The noise spectrum of this resultant Hybrid Requantizer (HRQ) is
identical to that of the SRQ. For example, a 20 bit FCW can be split into 16 LSBs quantized by
the MASH and the remaining MSBs quantized by the SRQ. Now the question arises about the
order of the MASH used to quantize the LSBs. For this purpose, different 20 bit HRQs have
been synthesized with different orders of MASH modulator at 100 MHz frequency and the
results shown in the table of ﬁgure 4.29. It can be seen from the table that the use of a second
order MASH in the HRQ consumes the least power and occupies the least area. The block
diagram of the resulting HRQ is shown in ﬁgure 4.30. In addition, to reduce the hardware due
to uncorrelated random number generators, it is noted that since a LFSR involves a recursive
XOR function, it is possible to predict the future outputs. By combining bits from the different
registers of the LFSR by pre-prediction, sufﬁciently uncorrelated random number sequences
can be generated from a single LFSR, thereby greatly reducing the hardware.
Figure 4.28 – Comparison PSD of the output of a MASH and a SRQ
4.3 Transmitter Design
With the PDDDS described in the previous sections, a transmitter prototype whose block
















Simple SRQ N/A N/A 1105 120 245
1st order 
MASH+SRQ
3770 345 408 65 74
2nd order 
MASH+SRQ
2041 255.4 188 62 40
3rd order 
MASH+SRQ
2088 329.2 135 76 48




















































Figure 4.30 – Block Diagram of the Hybrid Requantizer
of a 5 stage ring oscillator which injection locks a 10-stage pseudo differential ring oscillator,
thus providing K = 10. The digital baseband is clocked by the divided versions of the FBAR
DCO signal. The output of a multi-modulus divider with moduli of 6 or 8 followed by two
divide by 2 circuits are multiplexed to provide the desired clocks.
Since the output of the frequency synthesizer is driven by logic gates, the voltage swing is rail
to rail and hence simple inverters can be used as pre-power ampliﬁers. To this end, a series
of inverters of increasing sizes drive a switching PA [17]. Moreover, the PA is implemented
with multiple slices (16 in this case, refer ﬁgure 4.31) to enable output power control. Care
should be taken in designing this PA since the instantaneous duty cycle of the synthesizer
output varies greatly. For instantaneous frequencies greater than fre f , the duty cycle of the
synthesizer output is below 50 % and hence the PA transistor spends more time in the off
state which may result in a drop in output power. Accounting for this in the design process is
therefore mandatory, the result of which is a slightly increased power consumption than if the
PA was driven by a signal with nearly 50 % duty cycle.
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Figure 4.32 – Schematic of the PDDDS based TX
4.4 Measurement Results
This transmitter has been integrated in a 65 nm CMOS process (chip photograph shown in
Fig.4.33). Thanks to the fully digital architecture of the PDDDS, the synthesizer occupies
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Figure 4.34 – Frequency variation of an FBAR before and after a 5-point temperature compen-
sation scheme
an area of only 0.035 mm2. The FBAR that was chosen had a resonance frequency of 2.47
GHz (fLO) and a frequency-sensitivity of 280 ppm over the temperature range −40 to 85◦C.
To improve the frequency stability, a 5-point open-loop calibration scheme similar to the
3-point scheme described in the previous chapter was used. This process of temperature
compensation reduced the large FBAR deviation to 25 ppm over the entire range as shown in
Fig.4.34.
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No. of PA slices on
Figure 4.35 – Variation of the output power and the efﬁciency of the PA with the number of
slices ON
The transmitter can output a maximum of 3 dBm output power at a power supply of 1.08 V.
The pre-ampliﬁer buffer chain can operate at a lower supply voltage of 0.9 V to reduce power
consumption. The biasing voltage of the cascode Vb is held at 0.9 V. The variation of the output
power as well as the total drain efﬁciency of the PA including the buffer chain with the number
of the PA slices turned ON is shown in Fig. 4.35. The peak efﬁciency is around 16 % which is
slightly less than the SOTA [18] due the aforementioned issue of duty cycle variation.
For the purpose of comparison, the frequency synthesizer was integrated with a 2nd order
MASH and HRQ with both Nt = 1 and 2. The wideband spectrum of the TX is shown in Fig.
4.36. The measurement was performed with a resolution bandwidth of 100 kHz. As expected,
the in band noise of the MASH is better than that of both versions of the HRQ. The spurious
tones on the other hand are the highest in the case of the MASH with the HRQ with Nt =1
performing only slightly better. On the other hand, the HRQ with Nt =2 is much superior with
the spurs being signiﬁcantly lower. While the largest spur in the case of a MASH is -35 dB
below the carrier, for the HRQ the spur level is -46 dBc. The close in phase noise spectrum of
the FBAR DCO standalone, transmitter with the MASH and HRQ is shown in Fig. 4.37. The
DCO phase noise is around -128 dBc/Hz at 1 MHz offset. While the close in phase noise of the
TX is expected to follow the DCO phase noise due to injection locking, the non-linearity of






























































Figure 4.37 – Phase noise of the TX
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Figure 4.38 – Output spectrum of the Transmitter at various data rates
The fact that this indeed is the case is borne out by the fact that TX employing the HRQ shows
higher phase noise due to the fact that the HRQ has a higher QN. The phase noise levels at
1 MHz offset are -110 dBc/Hz, -97 dBc/Hz and -100 dBc/Hz for the MASH, HRQ Nt = 1 and
HRQ Nt = 2 respectively. To summarize the above measurement results, the HRQ provides the
designer another degree of freedom to deal with the spurious tones in the synthesizer.
The transmitter supports FSK data rates of upto 51.4 Mb/s with modulation index of 0.5 which
is the highest achieved so far for such a system. This is evinced by the modulated spectrum
shown in Fig. 4.38 as well as the eye diagrams for various data rates shown in Fig. 4.39. This
data rate of the TX depends on the clock frequency of the DBB which subsequently affects the
power consumption. This is shown in the plot of Fig. 4.40 which depicts the DBB power versus
increasing data rate. An almost exponential increase in the power consumption can be seen
with increasing data rates. The DBB power at 51.4 Mb/s is 5.47 mW. The power consumption
of the rest of the circuit blocks in given in Table 4.3. The overall power consumption of the TX
at 6.5 Mb/s data rate and 0 dBm output power is 15.4 mW.
As mentioned previously, the FBAR aids the fast startup of this transmitter as shown in the
plot of frequency and current proﬁle vs time which was measured with E5052B signal source
analyzer along with the current proﬁle in ﬁgure 4.41. As shown, the latency of this TX is just
1.5 μs and the TTO is just 1 μs. To change channels, this TX needs just 5 μs (SPI limited, can be
improved by dedicated on chip circuits) which is a great advantage for multi-hop networks.
A comparison of this transmitter with other State of the Art Transmitters in the literature in
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Figure 4.39 – Eye diagrams at various data rates: 12.8 Mb/s (top left), 19.3 Mb/s (top right),
38.6 Mb/s (bottom left), 51.4 Mb/s (bottom right)













































Figure 4.40 – Power consumption of the DBB with increasing data rates
137
Chapter 4. FBAR based Transmitters: Evolving from Analog to Digital Synthesizers
Table 4.3 – Power consumption of the TX at 0 dBm output power
Transmitter block Power consumption
FBAR DCO and clock dividers 638 μW (/8)
858 μW (/6)
ΣΔmodulator 4.257 mW
Phase Domain Digital Synthesizer 2.13 mW
Buffer chain 1.29 mW











































Figure 4.41 – Current proﬁle and output frequency of the TX vs Time
terms of various performance parameters is given in Table 4.4.
4.4.1 Duty cycling Energy Efﬁciency
As described in the introduction, the total energy overhead is determined by the wake up time


































Dashed part of the curves denote 
extrapolated data points
Figure 4.42 – Duty cycling Energy Efﬁciency comparison of the PDDDS based TX with other
State of the Art Transmitters for communicating 32 byte data packets at various data rates
data to be communicated K as well as the length of the packet to be communicated L i.e.




The energy spent during the active communication phase depends on the power dissipation
during this phase Pp , the amount of data and the Data Rate (PDR) at which the communica-




Using this information, a comparison metric called the duty cycling energy efﬁciency (ηEDC )










By looking at the above equation, the following observations can be made:
• The ηEDC does not depend on the amount of data to be communicated and thus can be
a global comparison metric.
• ηEDC tells the designer how efﬁciently the system uses the available energy for active
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Table 4.4 – Performance comparison with prior literature
Parameter [18] [19] [20] This work
Frequency (GHz) 2.4 2.2-2.48 2.4 2.17-2.47
Start up Latency N/A 8 μs + XO 7 μs + XO 1.5 μs
Phase Noise (dBc/Hz) @ 100
kHz
-86 -97.6 -91 -104
Data Rate (Mb/s) 1.2 1 18 51.4
Power diss. of core TX (mW) 12.3 @ 1.5
V




Output Power (dBm) 3 -4.4 0 3
PA Efﬁciency 20.3 % 5.1 % 16.7 % 16 %
Process (nm) 130 130 180 65
communication.
• At low PDR, Ec is the dominant energy sink and as data rate increases, with all the
power consumption ﬁgures remaining constant (a hypothetical case since the digital
baseband power will be signiﬁcant at high data rates), ηEDC drops rapidly as shown
in ﬁgure 4.42. This is due to the fact that Eoh,tot becoming comparable with Ec . The
same effect is observed if Pp is scaled down without any regard for Eoh,tot , which is the
current scenario in modern ULP radios like [19], [20], [21]. This degradation of ηEDC
can be clearly evinced from ﬁgure 4.42 which has been plotted for a packet length of 32
bytes. Readers are requested to note that as a rule of thumb, Pwu for the conventional
PLL based TX is taken to be 1 mW and the Twu is taken to be 0.5 ms. Another important
thing to note is that the work presented in [19] had a maximum output power of -4.4
dBm and hence has a slightly better ηEDC in the ﬁgure (than the hypothetical case if it
outputs 0 dBm).
• Thus, the only way to have a linear scaling of ηEDC is to greatly reduce Twu which was
achieved using the PDDDS based TX presented in this thesis. The energy efﬁciency plot
of this work is also shown in ﬁgure 4.42 for comparison.
4.5 Summary and Prospective work
This chapter presented a Transmitter utilizing a Phase Domain Direct Digital Frequency
Synthesizer with an FSK data rate capability of 51.4 Mb/s. The FBAR helps to greatly reduce
the start up latency of the synthesizer to just 1.5 μs. The synthesizer is based on the principle
of the traditional ΣΔ based frequency synthesis and utilizes an FBAR DCO as the frequency
reference. By digitally manipulating multiple time-shifted copies of an FBAR DCO signal,
this synthesizer is able to generate a wide range of frequencies from 2.17 GHz to 2.47 GHz.
Moreover, a Hybrid Requantizer circuit which allows a tradeoff between the spurious levels
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and the phase noise depending upon the application has also been presented in this chapter.
The transmitter also employs a sliced PA which helps in power control. The maximum output
power of the transmitter is 3 dBm and the Power ampliﬁer achieves a total efﬁciency of 16%
at 0 dBm output power. Furthermore, the synthesizer occupies an extremely small area of
0.035 mm2 due to its all-digital nature which also makes it an attractive proposition for scaling
towards smaller technology nodes. The very high data rate coupled with low latency of this
TX greatly improves the duty cycling energy efﬁciency which, along with very fast channel
switching time of just 5 μs, makes this TX ideal for duty cycled networks.
Concerning the prospective work, the following points provide a few pointers to the same.
• The number of stages of the ring oscillator could be increased so as to reduce the
Quantization Noise. With an optimal design, a 20 stage ring oscillator locked to a 2.5
GHz signal is feasible within the limits of the 65 nm CMOS process adapted herein.
• A Hybrid requantizer with second order noise shaping and beyond can be envisaged
to reduce the in-band noise and make this a suitable replacement for a traditional ΣΔ
modulator under all circumstances.
• The Hybrid Requantizer could be implemented in a traditional fractional-N PLL where
the PLL, provided a suitable bandwidth could ﬁlter out the close-in noise of the HRQ.
• The mathematical model of the noise transfer function of the HRQ needs to be derived
to better optimize the tradeoff between the MASH and the SRQ stages.
• There is further scope for optimizing the design of the PA from a power dissipation point
of view so as to improve upon its efﬁciency.
• There is a potential to carry out Digital pre-distortion so as to compensate for the PA
non-linearity and make the transmitter suitable for more complex modulation types.
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In order to reduce the wasted energy overhead to ensure efﬁcient duty cycling of radios, several
innovations at the circuit as well as architectural levels have been introduced in this thesis and
these innovations have been validated by simulation and measurements.
5.1 Innovations
5.1.1 ΣΔQuantization Noise Reduction in Fractional-N PLLs
In order to reduce the Quantization Noise of the ΣΔmodulator used in a fractional-N PLL,
thereby enabling an increase of the PLL bandwith and subsequently a reduction in the PLL
settling time, this thesis proposed a multi-modulus frequency divider with a division ratio
step size of 0.2. Such a reduced division ratio step helps to reduce the Quantization Noise at
the output of the PLL by 14 dB. Moreover, the division ratio step size reduction also provides
for the decrease of the noise ﬂoor increase that occurs due to the folding of the QN passing via
the non-linearity of the Charge Pump Transfer function.
From a circuit perspective, the multi-modulus divider was designed using injection locking
and the design methodology of a simple and low power retiming circuit based on latches was
proposed. This retiming circuit offers the advantage of greatly reducing the power dissipation,
unlike similar dividers with reduced step size [1], [2], [3], [4], [5].
5.1.2 FBAR based Analog Transmitter
In the chapter 3, the architecture of a PLL-free, FBAR based Analog Transmitter was proposed.
In order to cover a wide frequency range, the circuit used a Phase Switching Divider. The
utilization of the FBAR helps to signiﬁcantly reduce the wake up latency, thereby greatly
improving the battery life provided the radio is used in duty-cycled energy autonomous
systems. To the best of our knowledge, this is the ﬁrst FBAR based analog TX architecture to
support high data rates as well as have a very small energy overhead.
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From a circuit perspective, an open loop linearization circuit for the PA was introduced.
Compared to complex PA linearization techniques [6], the proposed circuit is a simple feedback
that modulates the bias voltage of the PA cascode, thereby aiding in easy polar modulation.
5.1.3 FBAR based Transmitter with Phase Domain Direct Digital Synthesizer
In the chapter 4, the architecture of a Phase Domain Digital Synthesizer was presented along
with a Transmitter derived from the same. The TX has a wake up time of just 1.5 μs and a sleep
time of 1 μs and can support very high data rates, thus achieving very high duty cycling energy
efﬁciency. Furthermore, it can be noted that the denominator of the equation 4.32b has the
units of J/b and denotes the energy spent per bit communicated akin to the conventional
Energy/bit FoM albeit with the advantage of including the energy overhead. Thus, it provides
another metric to compare different transmitters ([7], [8], [9], [10], [11], [12], [13], [14]) as
shown in ﬁgure 5.1). From the ﬁgure, it is clear that the proposed TX with a duty cycling























































Figure 5.1 – Duty cycling Energy/bit including the energy overhead comparison of the PDDDS
based TX with other State of the Art Transmitters for communicating 32 byte data packets
From the circuit perspective, a Hybrid Requantizer (HRQ) which combines the traditional
MASH SDM with a shaped requantizer was proposed. This HRQ helps to trade off the in-band
noise with the levels of the spurious tones that appear due to non-linearity of the phase
domain frequency synthesis. The combination of the traditional MASH with the SRQ helps to
reduce power consumption as opposed to a SDM incorporating only SRQ stages. The same





To summarize, this thesis proposed various methods to reduce the wake up latency and
the associated energy overhead and to increase the data rate of radios in order to improve
the energy autonomy of battery powered IoT nodes. All of these methods were veriﬁed by
measuring the Integrated circuits that included innovations in both circuit and architectural
levels as mentioned previously. Moreover, a few new metrics that accurately reﬂect the impact
of energy wasted as overhead on the lifetime have been proposed herein to compare the
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